Novel grid structure for RF-LDMOS (Radio Frequency-Laterally Diffused Metal Oxide Semiconductor) device
A technology of RF-LDMOS and gate structure, applied in the direction of semiconductor devices, electrical components, circuits, etc., can solve the problem of reducing power gain and achieve the effect of reducing gate resistance and improving power gain
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Example Embodiment
[0026] Example 1:
[0027] The N-type LDMOS for RF-LDMOS devices described in this embodiment has a structure such as figure 2 As shown, it includes RF-LDMOS basic structure 1, RF-LDMOS basic structure 1 includes the lowermost heavily doped substrate 2 region, the epitaxial layer 3 provided on the heavily doped substrate 2 region, and the epitaxial layer 3 On the upper gate 13, the epitaxial layer 3 is provided with a heavily doped source region 8 and a heavily doped drain region 6. The heavily doped source region 8 and the heavily doped drain region 6 are respectively located in different parts of the gate 13. On the other hand, in the epitaxial layer 3, a channel region 9 and a drain drift region 5 are sequentially arranged between the heavily doped source region 8 and the heavily doped drain region 6, the channel region 9 and The heavily doped source region 8 is in contact with the drain drift region 5, and a heavily doped connection or a trench 4 filled with conductive mate...
Example Embodiment
[0030] Example 2:
[0031] The basic structure of this embodiment is the same as that of the first embodiment. The difference is that the gate extension layer 14 covering the gate 13 completely covers the gate 13 and extends to the heavily doped source region 8 for a short distance. The distance that the drain region 6 extends is relatively long. In this way, the width of the heavily doped source region 8 can be made smaller, and the series resistance of the heavily doped source region 8 can be reduced.
Example Embodiment
[0032] Example 3:
[0033] The basic structure of this embodiment is the same as that of embodiment 1, except that: the gate extension layer 14 covering the gate 13 completely covers the gate 13, and the distance extending to the heavily doped source region 8 is zero. The miscellaneous drain region 6 extends for a longer distance.
[0034] It extends more to the drain end, and the gate extension layer 14 has a long overlap area with the drain drift region 5 below, and this overlap area is equivalent to a field plate. When the amplitude of the input signal is relatively high, the gate extension layer 14 has a relatively high forward voltage. At this time, a part of the electrons will be attracted into the drain drift region 5, which will reduce the resistance of the drain drift region 5 and reduce the conductance. Through resistance, thereby improving efficiency. When the amplitude of the input signal is relatively low, the gate extension layer 14 has a relatively low positive vo...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap