High-speed variable point FFT (Fast Fourier Transform) processor based on FPGA (Field-Programmable Gate Array) and processing method of high-speed variable point FFT processor

A processor and variable technology, applied in the direction of complex mathematical operations, etc., can solve the problems of low portability of modules, complex control logic of FFT processors, etc., to overcome complex addressing, multiple processing cycles, and high accuracy of data results Effect

Inactive Publication Date: 2013-02-27
XIDIAN UNIV
View PDF2 Cites 23 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] The purpose of the present invention is to overcome the deficiencies in the prior art, solve the traditional FFT processor control logic complexity, the problem of low module portability, propose a kind of FPGA-based high-speed variable-point FFT processor and its processing method, and adopt The pipeline structure method realizes the improved base-2 algorithm, which can realize fast and variable FFT operation processing of data

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • High-speed variable point FFT (Fast Fourier Transform) processor based on FPGA (Field-Programmable Gate Array) and processing method of high-speed variable point FFT processor
  • High-speed variable point FFT (Fast Fourier Transform) processor based on FPGA (Field-Programmable Gate Array) and processing method of high-speed variable point FFT processor
  • High-speed variable point FFT (Fast Fourier Transform) processor based on FPGA (Field-Programmable Gate Array) and processing method of high-speed variable point FFT processor

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0037] The FFT processor of the present invention will be further described below in conjunction with the accompanying drawings.

[0038] Refer to attached figure 1 , the variable-point pipeline FFT processor of the present invention includes a multi-stage processing module and an output module, and the multi-stage processing module and the output module are cascaded in a pipeline mode; the storage unit, the control unit and the butterfly unit in the processing module pass data The bus is connected to the control bus; the total cascade number of the multistage processing module is determined by the maximum length of the sequence of the FFT operation performed by the user (the sequence length is an integer power of 2), and the total number of stages of the processing module is 10 in the present embodiment, which can be The longest data sequence to be processed is 1024 points, and the FFT operation processing of 2 to 1024 points can be realized by setting the series of processin...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a high-speed variable point FFT (Fast Fourier Transform) processor based on FPGA (Field-Programmable Gate Array) and a processing method of the high-speed variable point FFT processor. The FFT processor disclosed by the invention comprises a multi-stage processing module and a first-stage output module; the multi-stage processing module and the output module are cascaded together in pipeline manner. The processing method disclosed by the invention comprises the following steps: 1, initially configuring; 2, receiving data; 3, saving data; 4, carrying out butterfly processing; 5, judging whether the FFT operation is finished or not; and 6, outputting result. The invention mainly solves the problems that the conventional FFT processor is complicated to control, the module is poor in transportability, and the hardware is hard to realize. Through the adoption of radix-2 algorithm with an improved structure, the structures of all stages of the FFT processor of the invention are firm, the control logic is simple, the module is high in transportability, and the high-speed variable point FFT processor is very suitable to realize in one-chip FPGA, and can obtain characteristics of high speed and high precision at the same time.

Description

technical field [0001] The present invention relates to the technical field of digital signal processing, and further relates to a high-speed variable-point pipeline Fast Fourier Transform (FFT) based on a Field Programmable Gate Array (Field Programmable Gate Array, FPGA) in communication and radar signal processing Processors and their processing methods. The invention can be used to solve the real-time processing of the FFT operation of high-speed variable points in the digital signal processing technology, is easy to realize by FPGA, and has strong scalability. Background technique [0002] With the rapid development of Field Programmable Gate Array FPGA (Field Programmable Gate Array) technology, it has become an inevitable trend to use FPGA chips with greater parallelism and faster speed to realize FFT. The key to FPGA technology is to use powerful design tools to shorten the development cycle, provide abundant on-chip resources, reduce design costs, and be able to pr...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G06F17/14
Inventor 马佩军谢辉辉舒浩史江义田映辉邸志雄汤海华
Owner XIDIAN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products