High-speed digital signal integrated processing device for wireless communication

A high-speed digital signal and processing device technology, applied in the direction of electrical digital data processing, instruments, etc., can solve the problems that the speed cannot keep up, the high-speed modulation signal processing function cannot be realized, and the conversion accuracy cannot reach satisfactory accuracy. Effect of preventing signal crosstalk

Inactive Publication Date: 2013-03-27
MIANYANG WEIBO ELECTRONICS
View PDF4 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] Generally speaking, similar products at home and abroad have the following shortcomings: the data acquisition bandwidth and processing bandwidth are not enough; the high-speed A/D and D/A chips on the digital receiver cannot achieve maximum utilization, and the speed of processing chips in many digital transceivers cannot keep up The maximum speed of these high-speed A/D and D/A chips, that is, when these A/D and D/A chips are converted at the highest speed, the processing chip cannot reach this speed; the speed of high-speed A/D and D/A chips of many platforms Although it has been achieved, its conversion accuracy cannot reach satisfactory accuracy; many platforms have insufficient resources to realize key signal processing functions such as modulation, dem

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • High-speed digital signal integrated processing device for wireless communication
  • High-speed digital signal integrated processing device for wireless communication

Examples

Experimental program
Comparison scheme
Effect test

Example Embodiment

[0023] The present invention will be further described below with reference to the drawings and embodiments.

[0024] figure 1 It is a block diagram of the overall structure of the high-speed digital signal integrated processing device for wireless communication of the present invention. The high-speed digital signal integrated processing device for wireless communication of the present invention includes a hardware part and control software. In the hardware part, a clock management device 47, a main board 48, an intermediate frequency signal high-speed data processing board 36, an intermediate frequency signal high-speed data processing board 37. IF signal high-speed data processing board 38, IF signal high-speed data processing board 39, IF signal high-speed data processing board 40, RF high-speed data processing board 41, power module 49 and high-speed interconnection backplane 42 through corresponding interfaces. After the clock management device 47 processes the input clock,...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention provides a high-speed digital signal integrated processing device for wireless communication. A hardware portion comprises five intermediate-frequency analog signal access devices and five corresponding intermediate-frequency signal high-speed data processing board cards, a high-speed data conversion and radio frequency emission device and a corresponding radio frequency high-speed data processing board card, a high-speed interconnection base board, a power module, a main board and a clock management device, wherein the radio frequency high-speed data processing board card is connected with field programmable gate arrays (FPGAs) in the high-speed data processing board cards through rapid input/output (IO) interfaces to form 3*5+2 FPGAs; the FPGAs among the board cards can be interactively called and can share resources and communicate with the main board through the high-speed interconnection base board by a compact peripheral component interconnect (CPCI)-E so as to finish corresponding high-speed data acquisition and radio frequency signal emission; and a software portion carries out configuration control and management on the whole machine. The high-speed digital signal integrated processing device can finish integrated operation of wireless communication transmission, receiving and emitting; the technical bottleneck in the conventional design can be solved; and the high-speed digital signal integrated processing device has the characteristics of high calculation capacity, wide application range, high engineering applicability and the like.

Description

technical field [0001] The invention belongs to the technical field of wireless communication. In particular, it relates to a high-speed digital signal integrated processing device for wireless communication. Background technique [0002] With the development of science and technology, wireless communication technology has been widely used in people's daily life, and the emergence of software radio technology makes wireless communication enter the era of digital signal processing. For civil satellite communication, radar signal processing and other high-speed data processing applications with high technical requirements and fast processing speed, the digital signal processing platforms for wireless communication in domestic and foreign markets can no longer meet the requirements. At the same time, many applications require a wider bandwidth of receiving and transmitting signals, and users can develop and verify their own wireless communication digital signal processing alg...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F13/40
Inventor 严发宝王能梅勇陈刚李彦平陈航周勇
Owner MIANYANG WEIBO ELECTRONICS
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products