Semiconductor chip and manufacturing method thereof

A semiconductor and wafer technology, applied in the field of semiconductor wafers and their preparation, can solve the problems of affecting the shape of a columnar semiconductor structure, affecting the withstand voltage characteristics and reliability of the wafer, etc., and achieve the effects of compact product structure, reduced production cost, and simple production process

Inactive Publication Date: 2013-04-03
朱江 +1
5 Cites 2 Cited by

AI-Extracted Technical Summary

Problems solved by technology

The manufacturing process of semiconductor wafers with such a super-junction structure requires multiple anisotropic dry etching processes to control the distribution of columnar P-type semiconduc...
View more

Method used

The semiconductor wafer with superjunction structure of the present invention, columnar P-type semiconductor and N-type semiconductor region are made of epitaxial layer, can realize that the impurity concentration of columnar P-type semiconductor and N-type semiconductor region is evenly distributed in vertical direction , the P-type semiconductor and N-type semiconductor regions are formed by an anisotropic dry etching process. It is...
View more

Abstract

The invention discloses a semiconductor chip with an ultra-junction structure, and a manufacturing method thereof. Manufacturing of an apparatus can be achieved by fewer secondary photoetching technologies and dry etching techniques. Even impurity concentration distribution in good columnar P-type semiconductor and N-type semiconductor areas and vertical direction can be achieved, and reverse voltage endurance of the chip and the reliability of the apparatus are improved.

Application Domain

Semiconductor/solid-state device manufacturingSemiconductor devices

Technology Topic

VoltageDry etching +2

Image

  • Semiconductor chip and manufacturing method thereof
  • Semiconductor chip and manufacturing method thereof
  • Semiconductor chip and manufacturing method thereof

Examples

  • Experimental program(1)

Example Embodiment

[0020] Example
[0021] figure 1 It is a schematic cross-sectional view of a semiconductor wafer of the present invention. figure 1 The semiconductor device of the present invention will be described in detail.
[0022] A semiconductor wafer with a super junction structure, comprising: a substrate layer 1, which is a semiconductor silicon material of N conductivity type, and the doping concentration of phosphorus atoms is 1E20cm-3; a first semiconductor layer 2, which is located on the substrate layer 1, is N Conductive semiconductor silicon material with a width of 4μm and a thickness of 20μm. The doping concentration of phosphorus atoms is 1E16cm-3; the second semiconductor layer 3, located on the sidewall of the first semiconductor layer 2 and the surface of the substrate layer 1, is of P conductivity type The semiconductor silicon material has a width of 2 μm and a thickness of 20 μm, and the doping concentration of boron atoms is 1E16 cm-3; the insulating layer 4 is located in the groove of the second semiconductor layer 3 and is an oxide of semiconductor silicon material.
[0023] The manufacturing process includes the following steps:
[0024] In the first step, a phosphorus atom doped epitaxial layer is grown on the surface of the semiconductor silicon material substrate layer 1 with a phosphorus atom doping concentration of 1E20cm-3 to form a first semiconductor layer 2, such as figure 2 Shown
[0025] The second step is to perform high-temperature oxidation to form an oxide layer 5 on the surface of the epitaxial layer, and then remove part of the surface oxide layer 5 through a photolithography etching process, such as image 3 Shown
[0026] The third step is to form a plurality of trenches in the first semiconductor layer 2 through an anisotropic dry etching process, perform high-temperature oxidation again, and remove the surface oxide layer, such as Figure 4 Shown
[0027] In the fourth step, an epitaxial layer doped with boron atoms is grown to form a second semiconductor layer 3, such as Figure 5 Shown
[0028] The fifth step is to deposit silicon dioxide to form an insulating layer 4, such as Image 6 Shown
[0029] In the sixth step, the surface is polished, and the depth of the polishing is to expose the first semiconductor layer 2 on the surface, such as figure 1 Shown.
[0030] As mentioned above, by adopting the structure and manufacturing method of the above embodiments, compared with the prior art, fewer photolithography processes and anisotropic dry etching processes can be used to achieve device manufacturing, and the production process is simpler. Product structure It is more compact, reduces the production cycle of the device, and reduces the production cost of the device.
[0031] In the semiconductor wafer with a super junction structure of the present invention, the columnar P-type semiconductor and N-type semiconductor regions are composed of epitaxial layers, and the impurity concentration of the columnar P-type semiconductor and N-type semiconductor region can be uniformly distributed in the vertical direction. The semiconductor and N-type semiconductor regions are formed by an anisotropic dry etching process. It is easier to control the columnar structure of the P-type semiconductor and the N-type semiconductor region in the process, and it is easy to form a structure that can be perpendicular to the semiconductor wafer at the junction surface of the PN junction. Therefore, it is possible to provide a super-junction semiconductor wafer with a uniform expansion of the depletion layer, which improves the reverse withstand voltage characteristics of the wafer and the reliability of the device.

PUM

no PUM

Description & Claims & Application Information

We can also present the details of the Description, Claims and Application information to help users get a comprehensive understanding of the technical details of the patent, such as background art, summary of invention, brief description of drawings, description of embodiments, and other original content. On the other hand, users can also determine the specific scope of protection of the technology through the list of claims; as well as understand the changes in the life cycle of the technology with the presentation of the patent timeline. Login to view more.

Similar technology patents

Method and equipment for producing bidirectional stretching plastic film

InactiveCN1385295ASimple production processEquipment is cheap
Owner:汕头市江鸿塑胶设备有限公司

Micro USB (universal serial bus) receptacle

Owner:ZHONGSHAN K MATE GENERAL ELECTRONICS

Classification and recommendation of technical efficacy words

Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products