Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Multi-FPGA interconnection structure and logic partitioning method oriented to high-performance computing

A high-performance computing and logical division technology, applied in the field of high-performance computing, can solve problems such as no effective solutions have been found, and achieve the effects of low power consumption, accelerated design implementation, and efficient mapping

Inactive Publication Date: 2013-10-09
BEIJING UNIV OF TECH
View PDF3 Cites 7 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The inventor has not yet found an effective solution for this by consulting the available literature and information

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Multi-FPGA interconnection structure and logic partitioning method oriented to high-performance computing
  • Multi-FPGA interconnection structure and logic partitioning method oriented to high-performance computing
  • Multi-FPGA interconnection structure and logic partitioning method oriented to high-performance computing

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0028] In order to make the object, technical solution and advantages of the present invention clearer, the specific implementation method of the present invention will be further described below with reference to the accompanying drawings.

[0029] figure 1It is a topology structure according to an embodiment of the present invention. As shown in the figure, the topology structure includes two two-level communication interconnection networks: a local communication interconnection network and a global communication interconnection network. Among them, each node in the local communication network is fully interconnected with wired communication, and any two nodes in the same local communication network can directly communicate with one-hop; the global communication network in the example uses high-speed wireless radio frequency interconnection RF-I, any Communication between two nodes not in the same local communication network needs to pass through the global communication net...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a multi-FPGA interconnection structure oriented to high-performance computing. The multi-FPGA interconnection structure comprises local communication interconnection networks and a global communication interconnection network. The local communication interconnection networks are of a full interconnection structure, and FPGA nodes can directly conduct communication with other FPGA nodes in the same local communication interconnection network. The global communication interconnection network is a high-speed communication interconnection channel and used for conducting communication among the local communication interconnection networks. The invention further provides a multi-FPGA logic partitioning method oriented to high-performance computing. The method includes the following steps of cluster structure parameter initialization and logical resource mapping. The multi-FPGA interconnection structure and logic partitioning method fully utilize the characteristics of locality and heterogeneity of large-scale computing, combine the topological structure and a logic partitioning algorithm, reduce system communication interconnection cost, achieve rapid and efficient mapping of larger-scale design to a multi-FPGA high-performance computing platform, and speed up the implementation of the design of a high-performance configurable computing system.

Description

technical field [0001] The invention relates to the field of high-performance computing, in particular to a multi-FPGA topology structure and a logic division method. Background technique [0002] High Performance Computing HPC (High Performance Computing) refers to the use of high-performance computers with super computing power to solve today's super-large, super-high and super-complex computing tasks. HPC has become the third most important scientific research method after "theory" and "test" in the development of science and technology, and has been used in space science, process engineering, earth science, bioinformatics, high energy physics and other important national science and technology, defense, industry and finance. fields are playing an increasingly important role. At present, the main schemes for realizing high-performance computing at home and abroad are two kinds of symmetric multiprocessor (SMP) and cluster machine (Cluster). The cluster system consists o...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F13/38G06F9/50
Inventor 黄樟钦肖春华
Owner BEIJING UNIV OF TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products