Packaging test method

A technology for packaging testing and packaging components, which is applied in semiconductor/solid-state device testing/measurement, electrical components, semiconductor/solid-state device manufacturing, etc. Reduce costs, increase flexibility of use, and simplify processes

Active Publication Date: 2014-04-16
WINBOND ELECTRONICS CORP
View PDF5 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Existing test systems are mostly suitable for leaded packaging structures, such as: Small Outline Package (Small Outline Package) and Quad Flat Package (QFP), etc., but for leadless packaging structures, such as: Small Outline No-Lead (SON) and Quad FlatNo-lead (QFN), etc., have difficulties in the process of chip electrical isol

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Packaging test method
  • Packaging test method
  • Packaging test method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0034] figure 1 It is a schematic flowchart of a packaging and testing method according to an embodiment of the present invention. figure 2 It is a partial schematic diagram of a semiconductor package unit according to an embodiment of the present invention. image 3 is a schematic cross-sectional view of a semiconductor package unit according to an embodiment of the present invention. Please also refer to figure 1 , figure 2 and image 3 , the packaging and testing method of this embodiment is suitable for performing a yield test on a semiconductor packaging unit 100, and the packaging and testing method includes the following steps: first, step S110 is performed, and the following steps are provided: figure 2 and image 3 A semiconductor package unit 100 is shown, which includes an encapsulant 110 , a lead frame 120 and a plurality of dicing lines 130 . The dicing line 130 defines a plurality of semiconductor package elements 140 on the semiconductor package unit 10...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a packaging test method. The packaging test method includes the following steps that a semiconductor packaging unit is provided, wherein the semiconductor packaging unit comprises a packaging adhesive body, a lead frame and a plurality of cutting lines, and a plurality of semiconductor packaging components are defined by the cutting lines on the semiconductor packaging unit and are respectively provided with a plurality of external connection terminals; the lead frame is cut along the cutting lines to electrically insulate the semiconductor packaging components; the semiconductor packaging unit is placed on a bearing wafer; a probe card is made close to the semiconductor packaging unit placed on the bearing wafer and a plurality of probe terminals of the probe card are made to make contact with the external connection terminals respectively so that the semiconductor packaging components can be tested; semiconductor packaging components with abnormal test results are marked; the semiconductor packaging components are made monomeric, and the semiconductor packaging components marked as abnormal are removed.

Description

technical field [0001] The present invention relates to a testing method, and in particular to a packaging and testing method of a semiconductor element. Background technique [0002] In order to obtain information on the pros and cons of the process at any time during the manufacturing process of semiconductor package components, multiple test keys (test keys) are specially designed on the semiconductor package components, and these test keys are then connected through test terminals and subjected to various tests , to monitor the pros and cons of each stage of the process. [0003] After the semiconductor element is covered with encapsulant and before electroplating, each chip on the lead frame is electrically short-circuited. Therefore, if you want to test with a semiconductor package unit that has not been singulated (Singulation), you must first complete its Electrical isolation between chips. [0004] Compared with the testing method of singulated wafers, the testing...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H01L21/50H01L21/56H01L21/66
CPCH01L22/20
Inventor 傅廷明
Owner WINBOND ELECTRONICS CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap