A charge pump circuit and memory
A charge pump and circuit technology, applied in the semiconductor field, can solve problems such as system power supply jitter, and achieve the effect of preventing jitter from occurring
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0047] This embodiment provides a method such as image 3 The charge pump circuit 10 shown can be applied to various types of memories, including: a first node 300, a second node 301, a first charge pump unit 302, and a second charge pump unit 303. The charge pump circuit of this embodiment can generate programming voltages and erasing voltages according to memory operation requirements.
[0048] Continue to refer image 3 The first node 300 is connected to the first input signal PROGEN, and the second node 301 is connected to the second input signal ERSEN.
[0049] The first input signal PROGEN is actually a signal for controlling the charge pump circuit to generate the above-mentioned programming voltage, even if the charge pump circuit generates the enable signal of the programming voltage; it can be set when the first input signal PROGEN is at a high level, The charge pump circuit enters a working state of generating a programming voltage. When the first input signal PROGEN is ...
Embodiment 2
[0074] This embodiment provides a method such as Figure 4 The charge pump circuit 20 is shown.
[0075] reference Figure 4 The difference between the charge pump circuit 20 of this embodiment and the first embodiment is that the second type of clock signal is obtained by frequency division of the second clock signal, and the second clock signal also serves as the second clock signal. A type of clock signal.
[0076] The charge pump circuit 20 further includes: a frequency dividing unit 307.
[0077] Continue to refer Figure 4 The frequency dividing unit 307 includes a frequency dividing input terminal 370 and a frequency dividing output terminal 371. The frequency dividing input terminal 370 is connected to the second clock signal clk2, and the frequency dividing output terminal 371 is suitable for outputting a clock signal according to the second clock signal clk2. The divided second type clock signal clk12. The main function of the frequency dividing unit 307 is to obtain the ...
Embodiment 3
[0082] This embodiment provides another charge pump circuit, which is different from Embodiment 2 in that it is specifically used as Figure 5 The crossover unit shown.
[0083] Figure 5 The frequency division unit shown is specifically a frequency division unit by two. The frequency division unit is a D flip-flop and includes a frequency division input terminal 400, a frequency division clock terminal 401, a first frequency division output terminal 402, and a second frequency division unit. Frequency output terminal 403, the frequency division input terminal 400 is connected to the second frequency division output terminal 403, and the output signal of the second frequency division output terminal 403 is the inverse of the output signal of the first frequency division output terminal 402 signal.
[0084] Corresponding to the D flip-flop, the frequency dividing input terminal 400 is actually the D terminal of the D flip-flop, the frequency dividing clock terminal 401 is the CLK te...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 