FPGA (Field Programmable Gate Array) based serial interface and PWM (Pulse Width Modulation) combined application IP (Intellectual Property) core

A serial interface and serial port technology, which is applied in the field of FPGA-based serial interface and PWM combination application IP core, can solve the problems of FPGA resource waste, FPGA occupation, complex configuration, etc., and achieve simple configuration, resource reduction, and convenient operation Effect

Active Publication Date: 2014-06-18
SHANGHAI XIMING VISION TECH
View PDF3 Cites 11 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, this method will occupy a large amount of resources in the FPGA, resulting in a waste of FPGA resources, and the configuration is relatively complicated. It is suitable for some occasions that require high PWM precision, and the cost is relatively high.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • FPGA (Field Programmable Gate Array) based serial interface and PWM (Pulse Width Modulation) combined application IP (Intellectual Property) core
  • FPGA (Field Programmable Gate Array) based serial interface and PWM (Pulse Width Modulation) combined application IP (Intellectual Property) core
  • FPGA (Field Programmable Gate Array) based serial interface and PWM (Pulse Width Modulation) combined application IP (Intellectual Property) core

Examples

Experimental program
Comparison scheme
Effect test

Embodiment

[0033] Such as figure 1 As shown, an FPGA-based serial interface and PWM combination application IP core (IntellectualProperty), including a serial interface module 1, a connecting module 2, and a pulse width modulation (PWM) module 3. Adhering to the top-down design method, complex functions are divided into simple functional modules, and finally encapsulated by IP cores to realize the development of IP cores.

[0034] 1) Serial interface module

[0035] This module is designed and completed under the quartusII development environment. Such as Figure 2-Figure 3 As shown, the serial interface module 1 includes a serial port receiving unit 11, a serial port receiving control unit 12, a FIFO unit 13, a serial port sending control unit 14 and a serial port sending unit 15 connected in sequence; figure 2 As shown, the serial port receiving unit 11, the serial port receiving control unit 12 and the FIFO unit 13 form a serial port receiving submodule, and the serial port receiv...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to an FPGA (Field Programmable Gate Array) based serial interface and PWM (Pulse Width Modulation) combined application IP (Intellectual Property) core. The FPGA based serial interface and PWM combined application IP core comprises a serial interface module, a PWM module and a connection module; the serial interface module is connected with the PWM module through the connection module; input data are received through the serial interface module; the input data are converted into timing data and duty ratio data through the connection module after calculation to be transmitted to the PWM module; PWM waves are output through the PWM module according to the timing data and the duty ratio data. Compared with the prior art, the operation is convenient, FPGA resources are saved, the user configurability is good, and the like.

Description

technical field [0001] The invention relates to an IP core of a system on a chip, in particular to an FPGA-based serial interface and PWM combined application IP core. Background technique [0002] As a programmable system-on-chip device with rich on-chip resources, FPGA has experienced more than 20 years of development, and has been widely concerned and generally welcomed by electronic engineering designers all over the world. It can not only solve the problems of miniaturization, low power consumption, and high reliability of electronic systems, but also has a short development cycle, less investment in development software, and continuous reduction in chip prices. All of these have prompted FPGAs to increasingly replace ASICs in the market; especially for small-volume, multi-variety product requirements, FPGAs have become the first choice. [0003] PWM is a pulse width modulation technology, which uses the digital output of the microprocessor to control the analog circui...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G06F13/40G06F9/50
Inventor 苏圣超楼星融
Owner SHANGHAI XIMING VISION TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap