Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A nor-type flash memory unit with raised common source area and preparation method thereof

A technology of flash memory unit and common source area, which is applied in the direction of electrical components, semiconductor/solid-state device manufacturing, semiconductor devices, etc. It can solve the problems of increased source junction depth, difficulty in normal operation of memory cells, and punch-through, so as to overcome over-etching , It is beneficial to scale down and reduce the effect of short groove effect

Active Publication Date: 2017-02-22
合肥中科微电子创新中心有限公司
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

On the other hand, in order to use the implantation method to realize the connection of the common source region, it is usually necessary to first remove the insulating layer in the STI. During the etching process, the silicon substrate in the source region is over-etched, and this silicon over-etch further makes Source Junction Depth Increased
With the shortening of the cell trench length, the direct consequence of this asymmetric structure will form a serious punch-through phenomenon, which makes it difficult for the memory cell to work normally.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A nor-type flash memory unit with raised common source area and preparation method thereof
  • A nor-type flash memory unit with raised common source area and preparation method thereof
  • A nor-type flash memory unit with raised common source area and preparation method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0037] In order to make the object, technical solution and advantages of the present invention clearer, the present invention will be described in further detail below in conjunction with specific embodiments and with reference to the accompanying drawings.

[0038] The key idea of ​​the present invention is to modify the structure of the source area of ​​the flash memory unit. Generally speaking, the shallow trench isolation (STI) region completes the isolation of the active region in the channel width direction of the memory cell, so the source region and the drain region are the same in the channel width direction. The injection of the common source region makes a lateral source deep junction appear. In addition, the etching of the STI region insulating layer in order to realize the connection of the common source region makes silicon over-etching appear in the source region. These two factors are the device trench The main factor that easily causes punch-through when the l...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a NOR type flash memory unit that raises a common source region and a preparation method thereof. The flash memory unit includes: a substrate; a common source region and a drain region formed by implantation under the surface of the substrate; A channel region formed on the substrate surface between the drain regions; a tunneling layer formed over the channel region; a storage layer formed over the tunneling layer; a barrier layer formed over the storage layer; and The gate electrode above the barrier layer; in the process of forming the common source region, an epitaxial process is first used to lift the common source region, and then shallow trench isolation is formed by ion implantation below the shallow trench isolation region and the common source region of the flash memory cell. The lower part of the area is connected to the shared source area with low impedance. By introducing the epitaxial process, the present invention realizes the lifting of the common source area and at the same time completes the expansion of the active area of ​​the shallow trench isolation area along the trench width direction, effectively simulates the punch-through effect during the size reduction process of the traditional NOR type flash memory device, and realizes NOR The device is further scaled down along the trench length direction.

Description

technical field [0001] The invention belongs to the technical field of microelectronic devices and memories, and in particular relates to a NOR type flash memory unit with a raised common source region and a preparation method thereof. Background technique [0002] Semiconductor storage technology is one of the key technologies in the field of microelectronics technology. As information technology shifts from network and computing to storage as the core, the research on storage technology has become an important direction of information technology research. As an important product type, flash memory has developed rapidly in recent years due to the expansion of markets such as multimedia and smart phones. Flash memory mainly includes NOR flash memory and NAND flash memory. NOR flash memory is usually used for code storage because of its high-speed characteristics, and it is more common in mobile phones and communication chips. [0003] Conventional NOR-type flash memory chi...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L27/11521H01L29/08H01L21/762H10B41/30H10B69/00
Inventor 霍宗亮刘明
Owner 合肥中科微电子创新中心有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products