Real-time binary image connected domain mark realizing method based on FPGA

A technology of connected domain labeling and implementation method, which is applied in the field of binary image connected domain labeling and achieves the effect of fast processing speed

Active Publication Date: 2015-09-02
成都靖尧通信技术有限公司
View PDF6 Cites 31 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0007] The present invention aims to solve the technical problem of real-time binary image connected domain marking that cannot be realized in the prior art in the synthetic aperture radar with the highest image resolution of 18432x4096 and the need to process thousands of tens of thousands of moving targets at the same time

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Real-time binary image connected domain mark realizing method based on FPGA
  • Real-time binary image connected domain mark realizing method based on FPGA
  • Real-time binary image connected domain mark realizing method based on FPGA

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0042] The detailed structure of the present invention, application principle, function and effect, refer to the appended Figure 1-6 , which will be described through the following embodiments.

[0043] The hardware platform architecture of the present invention is as figure 1 As shown, it is composed of four symmetrical processing nodes, adopts VPX architecture, and uses high-speed serial interface for interconnection. In the present invention, the processing node realizes the architecture such as figure 2 As shown, it mainly includes seven main functional modules. These two parts have been described in detail in the summary of the invention.

[0044] The functions and specific design methods of each module in the system and processing nodes are described below, and the present invention is further explained, with the emphasis on explaining how the superscalar pipeline technology is embodied in the design and how to improve the system processing performance. In addition...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a real-time binary image connected domain mark realizing method based on FPGA, which belongs to the large scale integrated circuit design, object identification and visual measurement technical field. The invention aims to achieve real-time connected domain marking of large scale moving objects on the basis of field programmable gate array devices in a hardware way. Four symmetrical processing nodes are used. A newest serial exchange architecture (VPX architecture) is adopted. Each processing node comprises XC5VX95TI-2FPGA of the XILINX corporation and a DDR memory cell of a 16G-bit storage capacity. The nodes are interconnected through 16 pairs of 2.5GHz RocketIO. Each processing node is composed of a first-time scanning unit, a main controller module, a correlation memory group, a common scanning unit, a DDR access arbitration module, a DDR controller, and a framing and data output module. Real-time marking of large scale moving objects is achieved through superscalar streamline and dynamic delay streamline technologies. Adaption to various resolutions is further realized. The performance is not affected when the moving object shape and number are changed. Strong robustness is achieved. The calculation result is completely consistent with the MATLAB bwlabel function.

Description

technical field [0001] The invention relates to a method for realizing connected region marking of a binary image, in particular to a method for realizing connected region marking of large-scale moving targets in real time by using superscalar pipeline technology based on a field programmable gate array device in a hardware manner. It belongs to the technical fields of large-scale integrated circuit design, target recognition and visual measurement. [0002] Background technique [0003] Binary image connected domain marking provides an important basis for calculating the Doppler frequency position, range position, phase, amplitude, angle and velocity of moving targets in radar systems. In addition, this technology is also widely used in target recognition. , Target detection, guidance, navigation and medical applications. [0004] Binary image connected domain labeling is to extract adjacent targets from a bitmap image consisting of only "0" (representing background point...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G06K9/38G06T1/20
Inventor 王磊
Owner 成都靖尧通信技术有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap