Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Thin film transistor, array substrate, preparation method therefor, and display device

A technology of thin film transistors and array substrates, which is applied in the display field and can solve problems such as increased leakage current, increased swing, and reduced stability of TFT conduction performance.

Inactive Publication Date: 2015-11-25
BOE TECH GRP CO LTD
View PDF3 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] In a TFT, the active layer is always adjacent to an insulating layer; the material of the insulating layer is usually composed of silicon oxide, which will generate a large amount of silicon oxide at the interface with the active layer during the preparation process. Silicon dangling bonds, resulting in a large interface state density, making the active layer carrier mobility decrease when the TFT is turned on, and the subthreshold voltage (V th ) swing increases, leakage current (I off ) increases and other defects, which reduce the stability of the electrical performance of the TFT when it is turned on

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Thin film transistor, array substrate, preparation method therefor, and display device
  • Thin film transistor, array substrate, preparation method therefor, and display device
  • Thin film transistor, array substrate, preparation method therefor, and display device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0041] The following will clearly and completely describe the technical solutions in the embodiments of the present invention with reference to the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are only some, not all, embodiments of the present invention. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the protection scope of the present invention.

[0042] It should be noted that, unless otherwise defined, all terms (including technical and scientific terms) used in the embodiments of the present invention have the same meaning as commonly understood by those of ordinary skill in the art to which the present invention belongs. It should also be understood that terms such as those defined in common dictionaries should be interpreted as having meanings consistent with their meanings in the context of the rel...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
Thicknessaaaaaaaaaa
Login to View More

Abstract

Embodiments of the invention provide a thin film transistor, an array substrate, a preparation method therefor, and a display device, relating to the technical field of displays. Interface shortcomings of an insulation layer in contact with an active layer can be effectively overcome, and electric performance stability of the TFT (thin film transistor) in conduction is improved. The preparation method comprises: a step of forming active layers and insulation layers that are arranged layer by layer and in mutual contact on a substrate; the step of forming the insulation layers comprises: forming at least one layer of first insulation layer, wherein one layer of the at least one layer of the first insulation layer is in contact with the active layer; the step of forming the first insulation layer comprises: forming first insulation thin films formed by silicon oxide; repairing the first insulation thin films by a repairing source containing filling atoms to enable at least part of silicon dangling bond of the first insulation thin films to be combined with the filling atoms to form the first insulation layer. The preparation method is used for preparation of the thin film transistor, the array substrate comprising the thin film transistor as well as the display device.

Description

technical field [0001] The invention relates to the field of display technology, in particular to a thin film transistor, an array substrate and a preparation method thereof, and a display device. Background technique [0002] Thin Film Transistor (Thin Film Transistor, TFT for short) has been widely used in flat panel display devices due to its good switching characteristics. A thin film transistor is generally composed of a gate, an active layer, a source and a drain; wherein, the source and the drain are respectively arranged at two ends of the active layer and are respectively in contact with the active layer. [0003] In a TFT, the active layer is always adjacent to an insulating layer; the material of the insulating layer is usually composed of silicon oxide, which will generate a large amount of silicon oxide at the interface with the active layer during the preparation process. Silicon dangling bonds, resulting in a large interface state density, making the active l...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L29/66H01L21/28H01L29/423H01L29/786
CPCH01L29/42364H01L29/66742H01L29/66969H01L29/786H01L21/02211H01L21/02274H01L21/3105H01L21/02164H01L21/02323H01L21/0234H01L29/7869H01L29/66765H01L29/78678H01L27/1248H01L29/66757H01L27/1259H01L29/4908H01L29/78675H01L21/0217H01L27/1222H01L29/78606
Inventor 田宏伟牛亚男左岳平徐文清许晓伟
Owner BOE TECH GRP CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products