Instruction classified multi-emitting method based on SPRAC V8 instruction set

A multi-launch, instruction set technology, applied in program control design, instrumentation, electrical digital data processing, etc., to achieve the effect of improving processing efficiency, ensuring correctness, and small area cost

Active Publication Date: 2016-03-23
BEIJING MXTRONICS CORP +1
View PDF9 Cites 28 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

But there is currently no multi-iss

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Instruction classified multi-emitting method based on SPRAC V8 instruction set
  • Instruction classified multi-emitting method based on SPRAC V8 instruction set
  • Instruction classified multi-emitting method based on SPRAC V8 instruction set

Examples

Experimental program
Comparison scheme
Effect test

Example Embodiment

[0078] Examples:

[0079] When n=4, the method of the present invention realizes a four-launch five-stage pipeline processor, and its structure block diagram is as follows figure 2 Shown.

[0080] The five pipeline stages are connected by a common data bus. In the fetching stage, 3 fetching paths are added, 3 decoding units are added to the decoding stage, and 4 reserved stations are added between the decoding stage and the execution stage. The group reservation station corresponds to a class of instructions; a reordering buffer is added between the execution level and the memory access level; the instructions to be executed include load / store instructions, multiply / divide instructions, branch instructions and arithmetic logic instructions, according to the instructions to be executed For the arithmetic operations done in the execution stage, an adder and a shifter are added to the execution stage on the original basis.

[0081] The instruction fetch level retrieves 4 instructions ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention provides an instruction classified multi-emitting method based on an SPRAC V8 (Scalable Processor Architecture V8) instruction set. According to the method, SPARC V8 instructions are divided into four classes; an SPRAC V8 processor is divided into five flow stages including an instruction fetching stage, a decoding stage, an execution stage, a memory accessing stage and a writing-back stage; the five flow stages are connected through a common data bus; (n-1) instruction fetching paths are added at the instruction fetching stage; (n-1) decoding units are added at the decoding stage; n groups of reservation stations are added between the decoding stage and the execution stage; reordering buffer regions are added between the execution stage and the memory accessing stage; corresponding execution units are added in the execution stage; a multi-emitting five-stage flow line structure is built for the SPRAC V8 processor; the conflict among parallel instructions is detected through the reservation stations; different instructions are processed through different execution units; finally, the instruction execution results are sequentially submitted by the reordering buffer regions; the parallel execution of the instructions is realized; and the processing performance of the SPRAC V8 processor is improved.

Description

technical field [0001] The invention relates to an instruction classification multi-launch method based on the SPRACV8 instruction set, and belongs to the field of embedded applications. Background technique [0002] RISC structure is a great progress in single-issue processor architecture design. The goal of the pipeline design in the single-issue structure is to achieve an average execution of one instruction per cycle, that is, IPC=1, but due to conflicts caused by control-related, data-related and resource-related issues, the IPC cannot reach 1. Through techniques such as instruction reorganization, branch prediction and forward data path, IPC can be improved so that it is close to 1, but it is impossible to be greater than or equal to 1. In order to break through this upper limit, the overall development trend of the current embedded processor is to improve the overall performance of the processor through innovative instruction sets and pipeline architecture on the pre...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F9/30
CPCG06F9/3004
Inventor 赵元富杨雪于立新彭和平周海洋庄伟
Owner BEIJING MXTRONICS CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap