Unlock instant, AI-driven research and patent intelligence for your innovation.

HDI circuit board blind hole offset anti-fool test method

A testing method and circuit board technology, applied in printed circuit, multi-layer circuit manufacturing, printed circuit manufacturing, etc., can solve the problems of connection short circuit, conduction short circuit, laser blind hole partial inner chassis, etc., and achieve high accuracy, The effect of high test efficiency and simple operation

Active Publication Date: 2018-11-20
MEIZHOU ZHIHAO ELECTRONICS TECH
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] At present, due to the higher density of blind holes and smaller spacing between pads on HDI circuit boards, the difficulty of making HDI circuit boards has increased.
When the area of ​​the sub-outer chassis of the HDI circuit board is small, due to the influence of alignment accuracy and cumulative tolerance, the laser blind hole is prone to the phenomenon of partial inner chassis. There is a connection short circuit, which can be found during the conductive test; but when the deviation of the blind hole is small, half of the bottom hole of the blind hole is located outside the chassis, and does not form a short circuit with the sub-outer layer pattern. This kind of abnormality cannot be detected using conventional conductive test equipment. For measurement, only after the customer’s plug-in is completed, do the relevant cold and heat cycle test. When there is water vapor in the blind hole, the blind hole will be short-circuited with the underlying graphics, resulting in functional scrapping of the customer’s client, and the factory faces huge claims.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • HDI circuit board blind hole offset anti-fool test method
  • HDI circuit board blind hole offset anti-fool test method
  • HDI circuit board blind hole offset anti-fool test method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0014] The present invention will be further described below in conjunction with the accompanying drawings and embodiments.

[0015] Please also see figure 1 , figure 2 and image 3 , figure 1 It is a schematic flow diagram of the blind hole deviation test method for HDI circuit boards; figure 2 It is a structural schematic diagram of the blind hole deviation test area in the blind hole deviation test method of the present invention; image 3 It is a schematic diagram of the test principle in the HDI circuit board blind hole offset anti-fooling test method of the present invention. The HDI circuit board blind hole offset foolproof test method comprises the steps:

[0016] Step S1: providing HDI circuit board;

[0017] Step S2: making a blind hole offset foolproof test area on the process side of the HDI circuit board;

[0018] Specifically, the blind hole misalignment foolproof test area 1 includes a test blind hole 11 , a plurality of conduction blind holes 13 , an i...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The present invention provides an HDI circuit board blind hole deviation fool-proof testing method. The method comprises the following steps: providing an HDI circuit board; manufacturing a blind hole deviation fool-roof testing region on a process edge of the HDI circuit board, wherein the blind hole deviation fool-proof testing region comprises a testing blind hole, a plurality of conducting blind holes, an isolation ring and a testing point, the testing blind hole is located at a center position of the isolation ring, the plurality of conducting blind holes are disposed around the isolation ring, and the testing point and the isolation ring are arranged at an interval; performing blind hole deviation detection on the blind hole deviation fool-proof testing region, and testing conductivity of the testing blind hole and the testing point; and determining whether a blind hole is deviated according to the conductivity of the testing blind hole and the testing point in the blind hole deviation testing region. Compared with the related prior, the HDI circuit board blind hole deviation fool-proof testing method has the advantages of simplicity for operation, high accuracy and high testing efficiency.

Description

technical field [0001] The invention relates to the field of printed circuit boards, in particular to a fool-proof test method for blind hole deviation of HDI circuit boards. Background technique [0002] High Density Interconnection (HDI) circuit board is a high-end printed circuit board product, and its purpose is to meet the needs of electronic products in the direction of miniaturization, high frequency and high speed, and multi-function. HDI circuit boards promote the development of high integration and high intelligence in the design and manufacture of electronic systems, and have been widely used in high-end electronic products such as aerospace technology, medical equipment, and consumer products. The production of blind vias is one of the most critical steps in the production process of HDI rigid-flex boards, and it is the main way to realize interlayer interconnection. Therefore, improving the technology of making blind holes is very important for improving the qu...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H05K3/46
CPCH05K3/4638H05K2203/166
Inventor 刘喜科戴晖张学平
Owner MEIZHOU ZHIHAO ELECTRONICS TECH