Check patentability & draft patents in minutes with Patsnap Eureka AI!

3T CMOS (Complementary Metal-Oxide-Semiconductor Transistor) pixel unit structure and signal acquisition method thereof

A pixel unit and unit structure technology, applied in image communication, electrical components, television, etc., can solve the problems of limiting the improvement of the linearity of the dynamic range of the pixel unit, affecting the improvement of the filling factor of the pixel unit, and the occupation of the peripheral circuit of the transistor, etc., to achieve effective Effects of quality control, production cost reduction, and dynamic range improvement

Active Publication Date: 2016-05-11
SHANGHAI INTEGRATED CIRCUIT RES & DEV CENT +1
View PDF5 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In this structural design, the peripheral circuit of the transistor occupies a large unit area, which affects the further improvement of the fill factor of the pixel unit.
At the same time, the transistor is used as the source follower of the output signal, which also limits the dynamic range of the entire pixel unit and the improvement of linearity

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • 3T CMOS (Complementary Metal-Oxide-Semiconductor Transistor) pixel unit structure and signal acquisition method thereof
  • 3T CMOS (Complementary Metal-Oxide-Semiconductor Transistor) pixel unit structure and signal acquisition method thereof
  • 3T CMOS (Complementary Metal-Oxide-Semiconductor Transistor) pixel unit structure and signal acquisition method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0039] In order to make the content of the present invention clearer and easier to understand, the content of the present invention will be further described below in conjunction with the accompanying drawings. Of course, the present invention is not limited to this specific embodiment, and general replacements known to those skilled in the art are also covered within the protection scope of the present invention.

[0040] Secondly, the present invention is described in detail by means of schematic diagrams. When describing the examples of the present invention in detail, for the convenience of explanation, the schematic diagrams are not partially enlarged according to the general scale, which should not be used as a limitation of the present invention.

[0041]The present invention provides a 3TCMOS pixel unit. The unit structure includes a pinned photodiode PPD, a reset switch M1, a photoelectric signal transmission tube M2 and a floating gate transistor M3, wherein the float...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a 3T CMOS (Complementary Metal-Oxide-Semiconductor Transistor) pixel unit structure, and a method for performing signal acquisition and output. The pixel unit is composed of a pinning photodiode PPD, a level reset tube M1, a signal transport tube M2 and a floating-gate transistor M3. After the M1 finishes unit structure reset, the PPD converts a collected optical signal into an electrical signal, and the electrical signal is transmitted to an FD point connected with the M3 through the M2 and outputted by the M3. The floating-gate transistor of the invention can not only play the role of an output signal buffer, but can also control the output of the pixel unit through the writing and erasing of a floating gate, so that the quantity of cell transistors can be reduced to be 3 without affecting a unit function, and fill factors of the pixel unit can be greatly improved. Since a threshold voltage of the floating-gate transistor under a gate state is far less than a source follower which is served as the output signal buffer in a traditional pixel unit, so that the dynamic range and linearity of the floating-gate transistor are significantly improved on the basis of the traditional pixel unit.

Description

technical field [0001] The invention relates to the technical field of semiconductors, in particular to a novel structure of a 3TCMOS image sensor pixel unit structure and a signal acquisition method thereof. Background technique [0002] The image sensor is an important part of the camera, which is realized by a CMOS or CCD image sensor. [0003] The pixel unit of a conventional CMOS image sensor is the core device of the image sensor to realize light sensing. It usually includes: a photosensitive unit photodiode for photoelectric conversion and a series of peripheral circuits for transmission, signal conversion, amplification and control. [0004] Key specifications for CMOS image sensor design include: fill factor and output voltage magnitude. The size of the fill factor directly determines the photosensitive ability of the pixel. The larger the area of ​​the photodiode and the smaller the area of ​​the readout transistor, the higher the photosensitive sensitivity. [0...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H04N5/374H04N5/353H01L27/146
CPCH01L27/14614H04N25/53H04N25/76
Inventor 温建新
Owner SHANGHAI INTEGRATED CIRCUIT RES & DEV CENT
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More