Heterogeneous multi-core processor power consumption control device and method

A multi-core processor and power consumption control technology, applied in the field of multi-core systems, can solve problems such as increasing the difficulty of chip design, complex inter-core communication mechanisms, and increasing additional power consumption

Active Publication Date: 2017-05-17
ELECTRIC POWER RESEARCH INSTITUTE, CHINA SOUTHERN POWER GRID CO LTD
View PDF6 Cites 5 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Such an operation method increases additional power consumption. At the same time, with the increase of core processors, the inter-core communication mechanism is complicated, and the chip bus design is complicated, which increases the difficulty of chip design.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Heterogeneous multi-core processor power consumption control device and method
  • Heterogeneous multi-core processor power consumption control device and method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0021] Embodiment 1 of the present invention provides a device for controlling power consumption of a heterogeneous multi-core processor. see figure 1 As shown, it is a schematic diagram of the composition and structure of the device for controlling power consumption of heterogeneous multi-core processors according to Embodiment 1 of the present invention. Such as figure 1 As shown, the heterogeneous multi-core processor power consumption control device in the first embodiment includes n CPUs (Central Processing Unit, central processing unit) 110 and m IPs (Intellectual Property, intellectual property rights, also called IP cores) 120 , further comprising a clock management unit 110, a power management unit 120 and a clock control unit 130, wherein both n and m are integers greater than 1, and n and m may or may not be equal.

[0022] The power management unit 120 includes m power interfaces, and each power interface is respectively connected to the clock management unit 110...

Embodiment 2

[0047] According to the solution of the device for controlling power consumption of heterogeneous multi-core processors in the first embodiment, embodiment 2 of the present invention provides a method for controlling power consumption of the device for controlling power consumption of heterogeneous multi-core processors. see figure 2 As shown in FIG. 2 , it is a schematic flowchart of the implementation of the power consumption control method of the heterogeneous multi-core processor power consumption control device according to Embodiment 2 of the present invention. Such as figure 2 As shown, the power consumption control method of the heterogeneous multi-core processor power consumption control device in this embodiment includes:

[0048] Step S201: the clock management unit receives control request information sent by any CPU, and the control request information includes a control type identifier and a control object identifier;

[0049] Step S202: The clock management ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to a heterogeneous multi-core processor power consumption control device and method. The device comprises n CPUs and m IPs, and further comprises a clock management unit, a power source management unit and a clock control unit, wherein n and m are integers larger than 1. The power source management unit comprises m power source interfaces which control power sources of the connected IPs to be switched on or off respectively according to control commands of the clock management unit. The clock control unit comprises n+m clock gating modules, and each clock gating module is connected with one CPU or one IP, and the clock gating modules control clocks of the connected CPUs or the IPs to be switched on or off respectively according to control commands of the clock management unit. Each CPU can control the clock management unit to send the control commands to any power source interface or any clock gating clock module. By means of the scheme, power consumption of a chip and design difficulty of the chip can be reduced.

Description

technical field [0001] The present invention relates to the technical field of multi-core systems, in particular to a device for controlling power consumption of heterogeneous multi-core processors and a method for controlling power consumption thereof. Background technique [0002] With the improvement of integrated circuit design level and manufacturing process, chip performance and integration are getting higher and higher. Many new chips use multiple cores to increase performance, which greatly increases chip power consumption. In order to control chip power consumption, many chips adopt the design of large and small cores. When performance is prioritized, large and small cores are used for work, and only small cores are used in low power consumption mode to reduce power consumption. [0003] Each core of a multi-core system has a different function, and they are not necessarily in working state at the same time. Using this characteristic of the chip, power consumption m...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G06F1/32G06F15/163G06F1/06
CPCG06F1/06G06F1/3243G06F1/3293G06F15/163
Inventor 习伟蔡田田姚浩陈波郭晓斌李鹏杨祎巍陈浩敏蒋愈勇王建邦
Owner ELECTRIC POWER RESEARCH INSTITUTE, CHINA SOUTHERN POWER GRID CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products