Silicon Epitaxial Wafer Manufacturing Technology for Insulated Gate Bipolar Transistor
A bipolar transistor, silicon epitaxial wafer technology, applied in semiconductor/solid-state device manufacturing, electrical components, circuits, etc., can solve the problems of epitaxial layer resistivity deviation from target parameters, buried layer pattern drift, device deviation characteristics, etc. Reduce the self-dilution effect of impurities, shorten the production cycle, and improve the effect of uniformity
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0036] Such as figure 1 As shown, the silicon epitaxial wafer production process of the insulated gate bipolar transistor includes the following steps in sequence: step 1, the silicon substrate material is cleaned with pure water and then placed in the reactor; step 2, hydrogen is used as the carrier The gas is discharged from the air in the reactor; step 3, the temperature inside the reactor is raised to 1160°C, and then etched with HCL for 4 minutes, and then the HCL inside the reactor is removed; step 4, the temperature inside the reactor is lowered to 1135°C Growth temperature; step five, feed into the reactor a reaction gas composed of a mixture of hydrogen and silicon tetrachloride gas, so that a silicon single crystal layer is formed on the surface of the silicon substrate to obtain a silicon epitaxial wafer; step six, stop feeding the reactor into the reactor Feed the reaction gas, and when the inside of the reactor drops to room temperature, feed nitrogen gas into the...
Embodiment 2
[0044] The difference between this example and Example 1 is that in this example, in step 3, the temperature inside the reactor was raised to 1180° C., HCL was etched for 3 minutes, and in step 4, the temperature inside the reactor was lowered to 1130° C. In this embodiment, the transition zone of the 10 μm epitaxial layer is 0.66 μm, compared with the silicon epitaxial wafer transition zone of 3 μm or more prepared by the usual process, the width of the transition zone is significantly reduced.
Embodiment 3
[0046] The difference between this example and Example 1 is that in this example, in step 3, the temperature inside the reactor was raised to 1170° C., HCL was etched for 3.5 minutes, and in step 4, the temperature inside the reactor was lowered to 1140° C. In this embodiment, the transition zone of the 10 μm epitaxial layer is 0.70 μm, which is significantly smaller than the transition zone of the silicon epitaxial wafer prepared by the usual process with a transition zone of 3 μm or more.
[0047] Further, please refer to image 3 , the horizontal reactor is provided with a radio frequency coil adjustment structure, and the radio frequency coil adjustment structure includes:
[0048] The first fixed ring 11, the second fixed ring 12, two pulleys 13, and the cross bar 14; the outer surface of the reactor is provided with a chute, the pulleys are embedded in the chute, and the first fixed ring and the second fixed ring are both set Set on the outer surface of the reactor, the...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More - R&D
- Intellectual Property
- Life Sciences
- Materials
- Tech Scout
- Unparalleled Data Quality
- Higher Quality Content
- 60% Fewer Hallucinations
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com



