Microprocessor Privilege Escalation Attack Simulation Method

A microprocessor and privilege escalation technology, applied in the field of integrated circuit security, can solve the problems of slow speed and low efficiency, and achieve the effect of fast speed and no loss of flexibility

Active Publication Date: 2020-05-22
CHINA ELECTRONICS PROD RELIABILITY & ENVIRONMENTAL TESTING RES INST
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] The purpose of the present invention is to provide a method for simulating a microprocessor privilege escalation attack, which overcomes the problems of slow speed and low efficiency in the prior art

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Microprocessor Privilege Escalation Attack Simulation Method
  • Microprocessor Privilege Escalation Attack Simulation Method
  • Microprocessor Privilege Escalation Attack Simulation Method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0013] In order to enable those skilled in the art to better understand the technical solutions of the present invention, the specific implementation manners of the present invention will be further described in detail below in conjunction with the accompanying drawings.

[0014] A microprocessor privilege escalation attack simulation method of an embodiment of the present invention firstly obtains the target trigger of the attack by simulating the original design data of the microprocessor, such as the original design HDL (Hardware Description Language, hardware description language) code. Circuit node; then design and realize the attack circuit at the circuit node; then use simulation or FPGA (Field Programmable Gate Array, Field Programmable Gate Array) to verify the correctness of the attack circuit function; finally use the above attack circuit to simulate the effect of privilege escalation attack , so as to detect and evaluate the ability of anti-privilege-escalation atta...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention provides a CPU privilege escalation attack simulation method. The method comprises the following steps of a. simulating original design data of a CPU so as to obtain an attacked target trigger circuit node; b. designing and realizing an attack circuit at the target trigger circuit node; c. verifying correctness of a function of the attack circuit through simulation or field programmable gate array (FPGA); and d. simulating privilege escalation attack by using the attack circuit. The effect of privilege escalation attack is simulated by embedding the attack circuit in the CPU. Compared with software simulation, hardware simulation is faster.

Description

technical field [0001] The invention belongs to the field of integrated circuit security, and in particular relates to a method for simulating a microprocessor authority elevation attack. Background technique [0002] Integrated Circuit (IC, Integrated Circuit) is the core of modern information equipment, and its security is increasingly concerned by people. The security of IC itself determines whether the information processed by it is safe or not. Traditional integrated circuit security attack methods mainly include side channel attack (SCA, Side Channel Attack), fault injection attack, intrusive attack and so on. Among them, the side channel attack mainly obtains the encryption key by detecting and analyzing the side channel signal of the integrated circuit; the fault injection attack bypasses the encryption key by artificially injecting faults into the chip, such as adding burrs to the power signal and irradiating the sensitive points of the chip with laser light. The s...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Patents(China)
IPC IPC(8): G06F21/57G06F21/56
CPCG06F21/56G06F21/57
Inventor 王力纬恩云飞侯波雷登云孙宸
Owner CHINA ELECTRONICS PROD RELIABILITY & ENVIRONMENTAL TESTING RES INST
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products