Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Optimization method of CSP solder joint structural parameters for reducing stress in power cycle-harmonic response coupling

A power cycle and structural parameter technology, applied in the field of CSP solder joint structural parameter optimization, can solve problems such as inability to ensure reliable operation of CSP solder joints, inability to fully reflect the reliability of solder joints, and complex solder joint environments

Active Publication Date: 2019-01-11
GUILIN UNIV OF ELECTRONIC TECH
View PDF6 Cites 10 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The research results of scholars at home and abroad show that the thermal power cycle and the vibration environment have a non-negligible impact on the reliability of solder joints, but the current research work on the reliability of solder joints is limited to CSP solder joints in a single environment. Reliability research, the research results can not fully reflect the reliability of solder joints in the actual complex working environment, but actually the environment of solder joints in practical applications is relatively complex, and even have to withstand vibration and thermal power cycle loading at the same time. The combined effect of the load, so only the research on the reliability of CSP solder joints in a single environment can no longer satisfy the comprehensive evaluation of its reliability, and cannot ensure the reliable operation of CSP solder joints in complex environments. Therefore, the study of CSP solder joints in Reliability in complex environments is indispensable. It is necessary to analyze the stress of solder joints under the coupled conditions of power cycle and vibration (including simple harmonic load) and optimize the structural parameters of solder joints.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Optimization method of CSP solder joint structural parameters for reducing stress in power cycle-harmonic response coupling
  • Optimization method of CSP solder joint structural parameters for reducing stress in power cycle-harmonic response coupling
  • Optimization method of CSP solder joint structural parameters for reducing stress in power cycle-harmonic response coupling

Examples

Experimental program
Comparison scheme
Effect test

Embodiment

[0060] A CSP solder joint structure parameter optimization method for reducing the stress under the power cycle-harmonic response coupling, specifically includes the following steps:

[0061] 1) Establish a simulation analysis model of COMSOL solder joints, such as figure 1 As shown, the material parameters are shown in Table 1 below;

[0062] 2) Obtain the stress value under the power-harmonic response coupling load, and the applied power load curve and the harmonious response load curve are as figure 2 with image 3 As shown, the simulated stress map is as Figure 4 Shown

[0063] 3) Establish the influencing factors that affect the stress value obtained in step 2): the straight length of the large chip solder joint, the height of the large chip solder joint, the diameter of the small chip solder joint and the height of the small chip solder joint;

[0064] 4) Establish the parameter level value of the influencing factors that affect the stress value: select 3 level values ​​for eac...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

An optimization method of CSP solder joint structural parameters for reducing stress in power cycle-harmonic response coupling is disclosed. The method includes: 1) establishing a simulation analysismodel; 2) obtaining the thermal stress value of the solder joint; 3) determining the influencing factors of thermal stress value; 4) determining the parameter level value of the influencing factors; 5) obtaining an experimental sample; 6) obtaining a functional relationship between the influence factors and the thermal stress value; 7) carrying out regression analysis on that functional relation;8) establishing the correctness of the function relation; 9) generating an initial population in a random manner; 10) obtaining the current iterative number and the optimal fitness value; 11) performing crossover operation, mutation operation and evolutionary reversal on that individual; 12) selecting the optimal individual of fitness value; 13) re-judging aft population updating. The method combines a response surface and a genetic algorithm to reduce the stress in the CSP solder joint under power cyclic harmonic response coupling loading, exhibits excellent robustness, is simple in calculation ,and greatly brings convenience for optimization design of the structural parameters of the CSP solder joint in the later period.

Description

Technical field [0001] The invention relates to the technical field of electronic component packaging, in particular to a CSP solder joint structural parameter optimization method for reducing stress under power cycle-harmonic response coupling. Background technique [0002] Chip Scale Package (CSP), as a new type of packaging technology, has been widely used in various electronic products due to its advantages of high precision, fine pitch and small size. When CSP devices are actually used, there are alternating cycles of power on (on), operation, standby, and power off (off). This cycle process is a typical power cycle process, so CSP devices In actual work, it is under a power cycle loading condition. During the power cycle of the CSP device, the temperature rises due to the consumption of electric power, and there is a difference in thermal expansion coefficient between the body of the CSP device and the printed circuit board (PCB). Such thermal expansion occurs when the pow...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F17/50G06F17/18G06N3/12
CPCG06F17/18G06N3/126G06F30/17G06F2113/18G06F2119/06G06F30/20
Inventor 黄春跃王建培路良坤何伟
Owner GUILIN UNIV OF ELECTRONIC TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products