Analog-digital-combined low-frequency phase-locked loop
An analog-digital combination, phase-locked loop technology, applied in the direction of automatic power control, electrical components, etc., can solve the problems of poor analog phase-locked loop stability, complex technology, long phase-locking time, etc., to improve stability and reaction efficiency. , the effect of reducing technical difficulty
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0016] Embodiment 1: This embodiment provides a low-frequency phase-locked loop combining modulus, such as Figure 1-3 As shown, it includes a digital processing module and an analog circuit module, the digital processing module includes a digital phase detector 1 and a frequency divider 2, and the input of the digital phase detector 1 is respectively connected to the output of the frequency divider 2 and the external Reference clock signal; Described analog circuit module comprises low-pass filter 4, low-frequency voltage-controlled oscillator 5 and the three-state bus buffer 3 that pulse signal is converted into voltage signal, the input terminal of described tri-state bus buffer 3 and The enabling end is respectively connected with the two output ends of the digital phase detector 1, the input end of the low-pass filter 4 is connected with the output end of the three-state bus buffer 3, and the output end of the low-pass filter 4 is connected with the low-frequency voltage ...
Embodiment 2
[0017] Embodiment two: on the basis of embodiment one, digital phase detector 1 and frequency divider 2 are integrated in FPGA or CPLD, and digital phase detector 1 and frequency divider 2 are packaged together; Adopt four D digital frequency discrimination The phase detector is used as the digital phase detector 1, and the frequency divider 2 is a variable frequency divider. Integrated digital phase detector 1 and frequency divider 2 can save space, and real-time editing FPGA or CPLD can perform multiple processing on signals.
Embodiment 3
[0018] Embodiment 3: On the basis of Embodiment 1, the low-pass filter 4 is a second-order low-pass filter formed by connecting two RC filters in series, and the analog signal obtained after the second-order filtering is smoother.
[0019] The present invention has the advantage of being easy to implement, adopts digital logic chip to add analog circuit and can realize; The input terminals are respectively connected to the frequency divider 2 and the reference clock signal. The internal logic of the digital phase detector 1 is similar to a four-D phase detector. It compares the two input signals and outputs two output pulses with different phases and frequencies. signal, the frequency difference and phase difference of the input pulse signal are positively correlated with the duty cycle of the output pulse signal. The three-state bus buffer 3 will output continuous voltage signals with different amplitudes according to the duty cycle of the output pulse signal, and the voltage...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


