Multi-party central processing unit communication architecture based on field-programmable gate array control

Abstract

The invention provides a multi-party central processing unit communication architecture based on field-programmable gate array control, which is characterized in that data forwarding communication iscarried out among a plurality of CPU chips through the control of FPGA chips, and the FPGA chips are used for scheduling data streams of all parties. When the CPU _ A needs to send data to the CPU _ B, the data packet is firstly sent to the FPGA chip in a special format; the FPGA analyzes and caches the data packet and notifies the CPU _ B to prepare to receive data in an interrupt mode, and afterthe CPU _ B reads the data from a buffer area of the FPGA, communication between CPUs is completed once. The FPGA chip receives an instruction issued by the CPU chip at any time through the high-speed data transceiving port, and when the FPGA chip actively needs to communicate with the CPU chip, an interrupt request is sent to the CPU chip through the interrupt signal IO pin.

Description

technical field [0001] The present invention relates to the application technical field of communication between a central processing unit (Central Processing Unit, CPU) and a field programmable gate array (Field-Programmable Gate Array, FPGA), and specifically relates to a The CPU chips perform data forwarding and communication through the control of the FPGA chip, and the FPGA chip schedules the data flow of all parties. Background technique [0002] In order to meet high-end applications such as communication, multimedia and digital processing, the SoC not only integrates one processor, but also integrates multiple processors into the system, and even needs to work together with off-chip processors. Since the system integrates multiple processors, each processor is equivalent to a host of the system. When each processor communicates with shared resources, there are certain logical conflicts, which cause a series of problems in the internal communication of the system. At...

AI Technical Summary

Problems solved by technology

[0011] The advantage of using the serial port master-slave mode for communication is that it has less dependence on software programs. The disadvantage is that it has a certain dependence on the internal circuit structure, the transmission mode is single, and it takes a long time. If you design a complex communication protocol, you will have a lot of pressure on software programming.

Images