Check patentability & draft patents in minutes with Patsnap Eureka AI!

Method for improving Baud rate of parallel bus

A baud rate and bus technology, applied in the direction of adjusting the transmission rate, transmission modification based on link quality, instruments, etc., can solve the problems of expensive cables, low transmission rate, short transmission distance, etc., to meet the needs of use, control The cost of use and the effect of reducing crosstalk between lines

Pending Publication Date: 2020-06-19
ZHEJIANG HENGQIANG TECH
View PDF3 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] However, due to the crosstalk between parallel signal lines, it is difficult to increase the transmission rate of the parallel bus. Taking the standard IEEE1284 parallel port as an example, in general, the maximum speed is 300KBps. At this speed, the transmission distance is generally not more than 3 meters, and for The cables used put forward many special requirements: 1. Because it is parallel data, in order to avoid crosstalk between BIT data during transmission, each data line needs to be matched with a ground wire to form a twisted pair structure; 2. Each pair The unbalanced characteristic impedance between the signal and the return ground wire is 62 ohms ± 6 ohms (on the frequency band 4M-16MHz); 3. The crosstalk between the lines does not exceed 10%; 4. The cable has a shielding layer and is connected to the shielding shell of the connector , using the 360 ​​degree wrapper
[0004] This makes the universal parallel bus of the prior art have low transmission rate, short transmission distance, and expensive cables. For this reason, we propose a method to increase the baud rate of the parallel bus

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for improving Baud rate of parallel bus

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0017] The following will clearly and completely describe the technical solutions in the embodiments of the present invention with reference to the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are only some, not all, embodiments of the present invention. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the protection scope of the present invention.

[0018] see figure 1 , the present invention provides a technical solution: a method for increasing the baud rate of the parallel bus, the falling edge of the chip select signal sent at the staggered time and the data change interval of D0 are separated by T4 time, the interval between D0 and the upper edge of CLK is respectively separated by T1 time, and CLK The high-level hold time is T3, the interval between the falling edge of CLK and D0 is T2, the interval...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a method for improving the Baud rate of a parallel bus. FC ash flat cable, during data transmission, a time-staggered sending method is adopted for data transmission; the timeinterval between the falling edge of the chip selection signal and the D0 data change is T4; the time interval between D0 and the upper body edge of the CLK is T1; the CLK high level retention time isT3; the time interval between the falling edge of the CLK and the D0 is T2; the interval between D0 and the chip selection rising edge is T4 time; bus idle time T5, receiving end only at time T3, enabling the receiving end to store the data of a bus. The invention discloses a method for improving the Baud rate of a parallel bus. According to the utility model, the transmission speed of the bus can reach 3.3 times of that of the traditional universal bus, and meanwhile, the cheapest FC ash flat cable is adopted, so the use cost of the cable is effectively controlled, the high efficiency is ensured, the use requirement is met, and the transmission distance exceeds 7 meters, thereby ensuring the effective transmission and use.

Description

technical field [0001] The invention relates to the technical field of parallel buses for data transmission, in particular to a method for increasing the baud rate of a parallel bus. Background technique [0002] Parallel bus refers to a bus standard that uses parallel transmission to transmit data. Its characteristic is that data is transmitted in parallel, and the receiving end does not need a dedicated communication conversion chip to directly receive and use the data. [0003] However, due to the crosstalk between parallel signal lines, it is difficult to increase the transmission rate of the parallel bus. Taking the standard IEEE1284 parallel port as an example, in general, the maximum speed is 300KBps. At this speed, the transmission distance is generally not more than 3 meters, and for The cables used put forward many special requirements: 1. Because it is parallel data, in order to avoid crosstalk between BIT data during transmission, each data line needs to be match...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H04L1/00G06F13/42
CPCH04L1/0002G06F13/4204
Inventor 胡军祥黄桅冯晓朋
Owner ZHEJIANG HENGQIANG TECH
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More