Silicon carbide UMOSFET device integrated with TJBS
A silicon carbide and device technology, used in semiconductor devices, semiconductor/solid-state device manufacturing, electrical components, etc., can solve the problem of weak internal freewheeling capability of silicon carbide UMOSFET devices, increasing the complexity and cost of circuit systems, and incapable of device freewheeling. and other problems, to achieve the effect of improving the avalanche resistance, improving the breakdown characteristics, and improving the performance of the device
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Example Embodiment
[0035] Example one
[0036] See figure 1 , figure 1 It is a schematic structural diagram of a silicon carbide UMOSFET device integrated with TJBS (Trenched Junction Barrier schottky) provided by an embodiment of the present invention. As shown in the figure, the integrated TJBS silicon carbide UMOSFET device of this embodiment includes:
[0037] N+ substrate area 1;
[0038] The N- epitaxial region 2 is arranged on the N+ substrate region 1;
[0039] The P-well region 3 is arranged on the N-epitaxial region 2;
[0040] The N+ implantation region 4 is arranged on the P-well region 3;
[0041] The first P+ implantation region 5 is located inside the N- epitaxial region 2, and a first trench 6 is provided in the first P+ implantation region 5;
[0042] The second P+ implantation region 7 is located inside the N- epitaxial region 2 and is spaced apart from the first P+ implantation region 5, and a second trench 8 is provided in the second P+ implantation region 7;
[0043] The gate is arrange...
Example Embodiment
[0065] Example two
[0066] See Figure 2a-Figure 2i , Figure 2a-Figure 2i It is a schematic process diagram of a silicon carbide UMOSFET integrated with TJBS provided by an embodiment of the present invention. The preparation method includes the following steps:
[0067] Step a: The N- epitaxial region 2 is formed by epitaxial growth on the N+ substrate region 1, such as Figure 2a Shown.
[0068] First, the thickness is 350μm, the doping concentration is 5×10 18 cm -3 The SiC substrate is cleaned by RCA standard, and then the thickness of the epitaxial growth is 10μm on the N+ substrate area 1, and the doping concentration is 6×10 15 cm -3 的N-extension zone 2.
[0069] Step b: Etching to form a thinner N- epitaxial region 2, such as Figure 2b Shown.
[0070] A mask layer is deposited on the upper surface of the N- epitaxial region 2, a mask pattern is formed by a photolithography etching process, and then an ICP etching method is used to etch such as Figure 2b The partial depth of ...
PUM
Property | Measurement | Unit |
---|---|---|
Depth | aaaaa | aaaaa |
Width | aaaaa | aaaaa |
Depth | aaaaa | aaaaa |
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap