Automatic reliability evaluation system and evaluation method based on Zynq FPGA

Abstract

The invention discloses an automatic reliability evaluation system and evaluation method based on a Zynq FPGA. The system comprises a test system, a Zynq FPGA control unit and a PC terminal fault reading module. The test system comprises an on-chip debugger based on a JTAG interface. The on-chip debugger is connected with a JTAG controller in the Zynq FPGA control unit through a JTAG interface; the Zynq FPGA control unit comprises a fault list module, a standard result module, a JTAG controller, a fault injection controller and a debugging instruction module. And the PC end fault reading module is connected with the fault injection controller through the PS end of the Zynq FPGA control unit and is used for reading and counting fault classification results stored in the fault controller. According to the invention, the communication between the test system and the software debugging tool is not necessary, so that the fault injection process is faster; a test system does not need to be modified in the fault injection method, so that the method is non-invasive; and the JTAG is one of the most common on-chip debugging interfaces, so that the JTAG can be applied to various different processors.

Description

technical field [0001] The invention relates to an automatic reliability evaluation system and evaluation method based on Zynq FPGA, belonging to the field of integrated circuit reliability research. Background technique [0002] For applications that work in harsh environments and have high requirements for safety, it is very important to ensure their reliability. With the advent of ultra-deep submicron process technologies, reliability assurance has also become an issue for a growing number of applications that are affected by radiation even at the Earth's surface. Therefore, hardening is required during the circuit design process, including protection measures against SEU effects, and reliability evaluation is a key factor to measure the effectiveness of all hardening techniques and find sensitive areas of the circuit. The so-called sensitive area refers to the single event upset fault (SEU) caused by space radiation in the outer space environment. This fault will cause ...

AI Technical Summary

Problems solved by technology

Software-based fault injection technology needs to modify the code executed in the processor to support fault injection and fault observation, and the speed is limited by the operating frequency of the processor, which is intrusive to the code

Fault injection techniques based on physical implementation usually use lasers or other high-energy particles to expose circuits to particle beams to generate actual faults, but these methods require expensive equipment and usually cause fewer faults, making it impossible to obtain statistical conclusions

Images