Method for simulating virtual interface designed by logic system and related equipment

A virtual interface and logic system technology, applied in computer-aided design, computing, special data processing applications, etc., can solve problems such as resource consumption and processing difficulties, and achieve the effect of saving compilation time and computing power consumption

Active Publication Date: 2021-03-02
芯华章科技股份有限公司
View PDF4 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] However, when simulating a design, compiling the design if there are virtual interfaces in it can be processing difficult and resource consuming

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for simulating virtual interface designed by logic system and related equipment
  • Method for simulating virtual interface designed by logic system and related equipment
  • Method for simulating virtual interface designed by logic system and related equipment

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0022] In order to make the purpose, technical solutions and advantages of the present disclosure clearer, the present disclosure will be further described in detail below in conjunction with specific embodiments and with reference to the accompanying drawings.

[0023] It should be noted that, unless otherwise defined, the technical terms or scientific terms used in the present disclosure shall have the usual meanings understood by those skilled in the art to which the present disclosure belongs. "First", "second" and similar words used in the present disclosure do not indicate any order, quantity or importance, but are only used to distinguish different components. "Comprising" or "comprising" and similar words mean that the elements or items appearing before the word include the elements or items listed after the word and their equivalents, without excluding other elements or items. Words such as "connected" or "connected" are not limited to physical or mechanical connectio...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention provides a method for simulating a virtual interface designed by a logic system and related equipment. The method comprises the following steps: receiving description of a virtual interface in the logic system design, wherein the virtual interface is used for exchanging data with a physical interface of the logic system design; based on the description of the virtual interface, generating a handle command associated with the virtual interface, the handle command being used for executing an operation associated with the virtual interface when the logic system design is run; and based on the handle command associated with the virtual interface, simulating the logic system design.

Description

technical field [0001] The present disclosure relates to the technical field of data processing, and in particular to a method for simulating a virtual interface designed by a logic system and related equipment. Background technique [0002] In the field of verification of integrated circuits, simulation generally refers to compiling the design and then running it on a computer to perform simulation tests on various functions of the design. The design may be, for example, a design for an application-specific integrated circuit (Application Specific Integrated Circuit, ASIC for short) or a System-On-Chip (SOC for short). Therefore, the design tested or verified in the simulation can also be called the device under test (Device Under Test, referred to as DUT). [0003] However, when simulating a design, compiling the design if there are virtual interfaces in it can be processing difficult and resource consuming. Contents of the invention [0004] In view of this, the prese...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F30/3308
CPCG06F30/3308
Inventor 沈辛平
Owner 芯华章科技股份有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap