Program running method supporting multi-instruction-set system structure, computer equipment and system

A program running and integrated system technology, applied in the direction of machine execution devices, register devices, etc., to achieve the effect of small implementation overhead, low hardware implementation overhead, correctness and speed guarantee

Pending Publication Date: 2022-03-01
NAT UNIV OF DEFENSE TECH
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The patent solves how to reduce the hardware overhead of the decoder in the multi-instruction set processor, and does not involve the implementation of the multi-instruction set architecture

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Program running method supporting multi-instruction-set system structure, computer equipment and system
  • Program running method supporting multi-instruction-set system structure, computer equipment and system
  • Program running method supporting multi-instruction-set system structure, computer equipment and system

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0036] Such as figure 1 As shown, the program running method of this embodiment supporting multiple instruction set architecture (referred to as mArch) includes:

[0037] 1) After power-on reset, reset the processor status register to the encoding corresponding to the default instruction set architecture; see figure 1 , the various instruction set architectures in this embodiment are Arch_1, Arch_2, ..., Arch_N, wherein N>1; the default instruction set architecture is Arch_n, and the code corresponding to the default instruction set architecture is n-1.

[0038] 2) Start fetching instructions from the address specified by the reset address register defined by the default instruction set architecture;

[0039] 3) using the instructions in the default instruction set architecture, respectively setting the control registers and configuration registers defined by the specification of the default instruction set architecture;

[0040] 4) When the binary application program needs ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a program running method supporting a multi-instruction-set system structure, computer equipment and a system. The method comprises the steps that power-on reset starts instruction fetching execution from an address specified by a reset address register defined by a default instruction set system structure, and a control register and a configuration register are set; loading the binary application program when the binary application program needs to be executed; setting a processor state backup register according to an instruction set architecture based on which the binary application program is based; and executing the exception return instruction to read the value of the processor state backup register so as to set the processor state register and enter a user state, and executing the binary application program needing to be executed. Programs of various instruction set system structures can be directly run on the processor, the problems of execution errors, execution speed slowing and the like possibly caused by the translation process do not exist, the various instruction set system structures are supported only in the user mode, the whole stack does not need to support each instruction set system structure, and the processor hardware implementation cost is small.

Description

technical field [0001] The invention relates to processor architecture technology, in particular to a program running method, computer equipment and system supporting multi-instruction set architecture. Background technique [0002] For processor users, the transplantation of the original application program is very labor-intensive and material-intensive when upgrading the processor architecture, especially when the program scale is large, the transplantation cost is higher; in addition, some applications Possibly only executable binaries, not portable. Because of the high cost and difficulty of software migration, processor users usually do not easily replace processors with different architectures. Even if it is the same architecture, in order to achieve software compatibility, backward compatibility must be achieved during the development of the architecture to ensure that previously developed applications can run on processors of the new architecture. Then, when a new ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F9/30
CPCG06F9/3013
Inventor 卢凯王永文隋兵才孙彩霞倪晓强邓全郑重王俊辉雷国庆黄立波郭维郭辉
Owner NAT UNIV OF DEFENSE TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products