Delay unit and method for supporting lossless IP signal long-time delay
A long-time, delayer technology, applied in multiplex communication, time-division multiplex system, electrical components, etc., can solve the problems of poor expandability and short delay time of delayer
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0039] A delayer supporting lossless IP signal long-term delay, in the X86 architecture, it includes a clock synchronization module, a data acquisition module, a delay buffer module, a packet header update module and a data transmission module;
[0040] A clock synchronization module, the clock synchronization module is used to realize data clock synchronization;
[0041] The data acquisition module, the data receiving module collects the data through the network card;
[0042] Delay cache module, used for caching the received data;
[0043] The packet header update module updates the data in the delay cache module, obtains the timestamp of the sent data through the clock synchronization module, and updates the timestamp information into the packet header;
[0044] The data sending module is used for sending data through the network card.
[0045] The clock synchronization module is a PTP clock synchronization module.
[0046] The data acquisition module collects data throu...
Embodiment 2
[0050] A method for supporting long time delay of lossless IP signal, in X86 architecture, is characterized in that, includes clock synchronization module; method comprises:
[0051] Synchronization of the clock, the synchronization of the data clock of the delayer is realized through the clock synchronization module;
[0052] Data collection, collect the data through the network card, and transfer the collected data to the memory through DMA;
[0053] For data caching, the delayer caches the collected data through JPEG-XS shallow compression and secondary caching;
[0054] To update the packet header, obtain the timestamp of data transmission through the clock synchronization module, and update the timestamp information to the packet header;
[0055] The sending of data, the data is sent through the network card, and the data is transferred from the memory to the network card through DMA.
[0056] For data caching, the data is stored in the order of the time stamp of the ca...
Embodiment 3
[0058]Based on the foregoing embodiments, the PTP clock synchronization module can realize data clock synchronization, and the time is accurate to millisecond level. Through the PTP clock synchronization module, the accuracy of the delay time of the delayer can be guaranteed to reach the millisecond level, which meets the frame-level requirements of radio and television production.
[0059] The delayer adopts Matron DSX LE5 Q25 2110-21 network card to realize data collection, and the delayer directly relocates the 2110-21 raw data to the Optane memory through DMA, which greatly reduces the CPU load and improves the data processing speed.
[0060] The delayer cache module adopts JPEG-XS shallow compression and secondary cache mode, and stores data in different ways according to the time stamp sequence of cached data. At this time, the threshold K is set to 60s; The cached data is visually lossless and lightly compressed through JPEG-XS and stored on the hard disk. When sending,...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More - R&D
- Intellectual Property
- Life Sciences
- Materials
- Tech Scout
- Unparalleled Data Quality
- Higher Quality Content
- 60% Fewer Hallucinations
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com


