Wave field reconstruction method three-dimensional pre-stack reverse time migration method based on FPGA multi-board card architecture

A pre-stack reverse time offset, multi-board technology, applied in the computer field, can solve the problems of increased data transmission on computing resource consumption, large amount of 3D-RTM computing data, and high computing power requirements, so as to avoid transmission problems and reduce The consumption of computing resources and the effect of improving utilization

Pending Publication Date: 2022-07-05
上海雪湖科技有限公司
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] However, the current high-density data collection and deep and ultra-deep imaging problems faced by oil exploration make the 3D-RTM calculation data volume huge and require high computing power
The current FPGA chip single card has limited hardware resources. When a computing board is used to calculate large-scale ultra-deep 3D-RTM, due to insufficient FPGA resources, a large amount of data needs to be transferred to the CPU. This repeated data reading is huge. Increased consumption of computing resources for data transfer

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Wave field reconstruction method three-dimensional pre-stack reverse time migration method based on FPGA multi-board card architecture
  • Wave field reconstruction method three-dimensional pre-stack reverse time migration method based on FPGA multi-board card architecture
  • Wave field reconstruction method three-dimensional pre-stack reverse time migration method based on FPGA multi-board card architecture

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0030] The technical solutions of the present invention will be clearly and completely described below with reference to the accompanying drawings. Obviously, the described embodiments are a part of the embodiments of the present invention, but not all of the embodiments. Based on the embodiments of the present invention, all other embodiments obtained by those of ordinary skill in the art without creative efforts shall fall within the protection scope of the present invention.

[0031] In the description of the present invention, it should be noted that when the terms "center", "upper", "lower", "left", "right", "vertical", "horizontal", "inner", "outer" appear. ”, etc., the indicated orientation or positional relationship is based on the orientation or positional relationship shown in the accompanying drawings, only for the convenience of describing the present invention and simplifying the description, rather than indicating or implying that the indicated device or element m...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a wave field reconstruction method three-dimensional pre-stack reverse time migration method based on an FPGA multi-board card framework, and relates to the technical field of computers, and the method comprises the steps: S1, preparing calculation data needed by forward modeling at a CPU side, and completing the programming of the calculation data through employing a programming language; s2, the CPU performs data interaction with the first FPGA board card, and the first FPGA board card outputs corresponding parameters to the second FPGA board card and the third FPGA board card; s3, the second FPGA board card calculates a forward modeling wave field, and after calculation is completed, an end signal is output to the first FPGA board card; s4, the first FPGA board card starts counting and outputs signals to the second FPGA board card and the third FPGA board card at the same time, and calculation of a forward wave field and a reverse wave field is started; s5, the second FPGA board and the third FPGA board output the forward wave field and the reverse wave field at the same moment to the first FPGA board; and S6, the first FPGA board completes calculation at all moments and outputs a final imaging result to the CPU. Unnecessary data cache transmission is reduced, consumption of computing resources is reduced, and computing efficiency is improved.

Description

technical field [0001] The invention relates to the field of computer technology, in particular to a three-dimensional pre-stack reverse time migration method based on a FPGA multi-board card architecture. Background technique [0002] In recent years, with the rapid development of computer technology and the substantial improvement of computing power, solutions for the large amount of computation and storage for reverse time migration have also been studied. Large-scale computing methods and architectures for industrial applications are also studied. The improvement of computing performance is mainly due to the improvement of the operating frequency of microprocessors, and Moore's Law dominates the pace of information technology development. The system heating problem brought about by the increase of the main frequency is becoming more and more prominent, and the power consumption of the system is constantly rising. These problems are also constantly restricted by physical...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G01V1/30G01V1/36
CPCG01V1/306G01V1/362G01V2210/62G01V2210/512G01V2210/74
Inventor 龙瞻瞿雷许康曹腾杰张子义
Owner 上海雪湖科技有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products