Chip conducting lug and re-distributed wire layer configuration
A conductive bump and redistribution technology, applied in circuits, electrical components, electrical solid devices, etc., can solve the problems of poor speed performance, high impedance, and difficulty in increasing the density of conductive bumps, reducing resistance value and increasing intersection. the effect of the probability of
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Example Embodiment
[0045] The preferred embodiment of the present invention will be explained in more detail with the following graphics in the following description:
[0046] The method provided by the present invention, such as image 3 A schematic diagram of the first embodiment shown. The conventional array-type arrangement of conductive bumps at the core of a flip chip is changed to a row-to-row staggered arrangement. In addition, all signal conductive bumps have been moved to the periphery of the chip (not shown). The chip core 100 has only the voltage source conductive bumps P and the ground conductive bumps G only.
[0047] still as image 3 , the conductive bumps listed in the marked row 120 and the conductive bumps listed in the left adjacent column 110 and the right adjacent column 130 are arranged in a staggered arrangement, respectively. And the voltage source conductive bumps P and the ground conductive bumps G in each column are also presented in an alternate manner. In additi...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap