Check patentability & draft patents in minutes with Patsnap Eureka AI!

Method of manufacturing a capacitor and a metal gate on a semiconductor device

A technology of metal gate and manufacturing method, applied in the direction of semiconductor/solid-state device manufacturing, semiconductor device, capacitor, etc.

Active Publication Date: 2006-08-23
TSMC NANJING CO LTD
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

But the question that arises is how to integrate capacitor fabrication in a metal gate process while achieving a cost-competitive process

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method of manufacturing a capacitor and a metal gate on a semiconductor device
  • Method of manufacturing a capacitor and a metal gate on a semiconductor device
  • Method of manufacturing a capacitor and a metal gate on a semiconductor device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0068] Reference figure 1 , Shows the method 10 for manufacturing capacitors and metal gates. Method 10 includes steps 100, 200, 300, 400, 500, 600, 700, and 800, and each step is described in detail below.

[0069] Refer now figure 1 versus figure 2 The method 10 starts with step 100, in which a substrate 102 is provided. The substrate 102 includes a substrate surface 102a. The substrate 102 may be an elemental semiconductor, such as silicon, germanium, or diamond. The substrate 102 may include a compound semiconductor and / or an alloy semiconductor. The substrate 102 may include an epitaxial layer, may have stress to enhance performance, and may also include a semiconductor-on-insulator (semiconductor-on-insulator) structure. The dummy gate 104, including a dummy dielectric layer 104a (such as silicon oxide) and a dummy gate electrode 104b (such as polysilicon), may be located on the substrate 102. The dummy gate 104 may further include a plurality of spacers 106 a and 106 b o...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A method of manufacturing a capacitor and a metal gate on a semiconductor device comprises forming a dummy gate on a substrate, forming a trench layer on the substrate and adjacent the dummy gate, forming a capacitor trench in the trench layer, forming a bottom electrode layer in the capacitor trench, removing the dummy gate to provide a gate trench, forming a dielectric layer in the capacitor trench and the gate trench, and forming a metal layer over the dielectric layer in the capacitor trench and the gate trench.

Description

Technical field [0001] The present invention relates to a method for manufacturing a semiconductor, and particularly to a method for manufacturing a capacitor and a metal gate of a semiconductor element. Background technique [0002] In the semiconductor industry, metal-oxide semiconductor (MOS) transistors typically use polysilicon to form gate electrodes. The polysilicon material is used because of its heat-resistant properties, allowing it to be annealed at high temperatures with the source and drain regions. Furthermore, since polysilicon can block atoms doped by ion implantation from entering the channel region, self-aligned source and drain structures can be easily formed after the gate is patterned. [0003] However, polysilicon gate electrodes have some disadvantages. Compared with most metal materials, polysilicon gate electrodes are formed of semiconductor materials with much higher resistance. This causes the polysilicon gate electrode to operate at a lower rate than t...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L21/8232H01L21/8242
CPCH01L29/495H01L29/66545H01L28/60H01L29/7833H01L27/10873H01L27/10805H01L21/28079H01L29/518H01L27/1085Y10S438/926H01L29/6659H01L29/517H10B12/03H10B12/30H10B12/05
Inventor 涂国基
Owner TSMC NANJING CO LTD
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More