Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

CMOS symmetrical output SR flip-latch with self-correction function

A symmetrical output, self-correcting technology, applied in the direction of pulse generation, electrical components, generating electrical pulses, etc., can solve the problems of no anti-soft error, no SR latch circuit structure, etc., to achieve the effect of reducing soft errors

Inactive Publication Date: 2007-04-25
TSINGHUA UNIV
View PDF1 Cites 8 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, this structure is only for the SR latch composed of NAND, and does not provide the circuit structure of the SR latch composed of NOR.
And more importantly, it does not have the ability to self-correct soft errors

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • CMOS symmetrical output SR flip-latch with self-correction function
  • CMOS symmetrical output SR flip-latch with self-correction function
  • CMOS symmetrical output SR flip-latch with self-correction function

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0022] The technical solution of the present invention to solve its technical problem is: the CMOS symmetrical output SR latch with self-correction function is formed by NOR, as shown in Figure 6; The CMOS symmetrical output SR latch with self-correction function is formed by NAND, As shown in Figure 8. First, we describe the working principle of SEUT_SR composed of NOR.

[0023] For the SR latch composed of NOR shown in Figure 6, Indicates the signal after R is inverted by the inverter, Indicates the signal after S is inverted by the inverter. Since R, S, ,and Only drive the gate of the MOS transistor, ignoring the gate leakage current, no additional current will flow into R, S through the gate, ,and , thus avoiding the problem of reverse drive. For NOR to form an SR latch, R is high and S is high, which is a forbidden input combination. Therefore, we only consider the other three R, S combination states.

[0024] When S is low and R is high, Q is discharged ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a symmetry output register, which is characterized in that when the discharge of charge branch with changed state turnovers, it only has one transistor to control the state conversation, to accelerate the turnover speed and improve symmetry; and it has abundant circuit, therefore, when two circuits are in hold state, it can automatically recover the soft error caused by radios.

Description

technical field [0001] The technical field of direct application of "CMOS symmetrical output SR latch with self-correction function" is high-performance integrated circuit design. The proposed circuit is a kind of CMOS symmetrical output latch unit with self-correction function for errors caused by noise, cosmic rays, etc. Background technique [0002] As the CMOS integrated circuit manufacturing process gradually enters the nanoscale field, the scale and complexity of integrated circuits are increasing day by day. Soft errors caused by cosmic ray particle bombardment pose a certain threat to the reliability of integrated circuits. Due to the progress of the process, the node capacitance in the CMOS circuit is reduced, so that the total charge required to make a node flip is reduced, which means that the low-energy cosmic ray particles that would not have an impact in the past will now affect circuit poses enough of a threat. In addition, due to the decrease of the power s...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H03K3/012H03K3/356
Inventor 林赛华杨华中汪蕙
Owner TSINGHUA UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products