Unlock instant, AI-driven research and patent intelligence for your innovation.

Leakage current control device of semiconductor memory device

Inactive Publication Date: 2006-04-27
SK HYNIX INC
View PDF8 Cites 8 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

[0010] Various embodiments of the present invention are directed at controlling a pair of bit lines, which are boosted to a voltage level of core voltage / 2 during a precharge or standby period, at a ground voltage level to remove unnecessary leakage current flowing into a word line.

Problems solved by technology

Generally, in most of DRAM plannar processes using semiconductors a process defect caused by gate residues results in a bridge phenomenon which shorts neighboring metals.
Due to the bridge phenomenon between metals, an unnecessary current path is formed to increase power consumption of a memory, which degrades the performance of the product.
However, when the above-described state is maintained for a long time, a current path is formed from the bit line BL to the word line WL, so that unnecessary current is consumed.
Moreover, it is difficult to solve the process defect by complementation on the process as a critical dimension of the semiconductor memory becomes more microscopic.
However, when leakage current is generated by a gate residue phenomenon at the standby mode of the low power consumption memory product, unnecessary current is consumed.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Leakage current control device of semiconductor memory device
  • Leakage current control device of semiconductor memory device
  • Leakage current control device of semiconductor memory device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0022] The present invention will be described in detail with reference to the accompanying drawings. Wherever possible, the same reference numbers will be used throughout the drawings to refer to the same or like parts.

[0023]FIG. 3 is a circuit diagram illustrating a leakage current control device of a semiconductor memory device according to an embodiment of the present invention.

[0024] In this embodiment, a leakage current control device comprises a control signal generating unit 10, a sub word line driving unit 20, a sense amplifier SA and a plurality of current blocking driving elements 30˜35.

[0025] To more fully illustrate this configuration, the control signal generating unit 10 comprises NAND gates ND1, ND2, and inverters IV1˜IV3.

[0026] The NAND gate ND1 performs a NAND operation on a logic high signal and a block selecting signal BSS to output a driving control signal GTRSD. The inverters IV1, IV2 invert the driving control signal GTRSD. The NAND gate ND2 performs a NAN...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A leakage current control device of a semiconductor memory device is provided to effectively remove leakage current flowing from a bit line to a word line when a process defect is generated by gate residues of the semiconductor memory device, thereby reducing unnecessary current consumption. In the leakage current control device, the bit line boosted to a voltage level of core voltage / 2 is controlled at a ground voltage level during a precharge period to remove unnecessary leakage current flowing from the bit line to a word line bridge.

Description

BACKGROUND OF THE INVENTION [0001] 1. Field of the Invention [0002] The present invention generally relates to a leakage current control device of a semiconductor memory device, and more specifically, to a technology of effectively removing leakage current when a process defect is generated by gate residues. [0003] 2. Description of the Related Art [0004] Generally, in most of DRAM plannar processes using semiconductors a process defect caused by gate residues results in a bridge phenomenon which shorts neighboring metals. [0005] Due to the bridge phenomenon between metals, an unnecessary current path is formed to increase power consumption of a memory, which degrades the performance of the product. [0006]FIGS. 1 and 2 are diagrams illustrating a path of leakage current by the gate residue process defect in a conventional semiconductor memory device. [0007] In the conventional semiconductor memory device, a word line WL and a bit line BL are connected to a resistor R and a capacitor...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G11C16/04
CPCG11C7/12G11C11/4094G11C11/419
Inventor XI, SUNG SOOJANG, CHAE KYUJEONG, HOE KWON
Owner SK HYNIX INC
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More