Unlock instant, AI-driven research and patent intelligence for your innovation.

Method and apparatus for using full-chip thermal analysis of semiconductor chip designs to compute thermal conductance

a technology of semiconductor chips and thermal analysis, applied in the field of semiconductor chip design, can solve the problems of failure of the system, failure to provide a complete or entirely accurate picture of the operating thermal gradient of the chip, and failure to solve the temperature in a full three-dimensional dimension

Inactive Publication Date: 2008-06-12
CHANDRA RAJIT +1
View PDF36 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

"The patent describes a way to analyze the heat transfer in semiconductor chips using a method called full-chip thermal analysis. This method involves measuring the temperature of the chip and creating layers that represent the variations in heat transfer. These layers don't always match the actual layers of the chip, but by analyzing these layers, researchers can calculate the overall heat transfer of the chip. This method can help improve the design of semiconductor chips and prevent overheating, which can cause damage or malfunction."

Problems solved by technology

These semiconductor chips are also often the hottest part of the electronic system, and failure of the system can often be traced back to thermal overload on the chips.
Such conventional methods, however, typically fail to provide a complete or an entirely accurate picture of the chip's operating thermal gradient.
For example, typical thermal analysis models attempt to solve the temperature on the chip substrate, but do not solve the temperature in a full three dimensions, e.g., using industry standards design, package and heat sink data.
Moreover, most typical methods do not account for the sharing of power among semiconductor devices and interconnects, which distributes the heat field within the chip, as discussed above.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method and apparatus for using full-chip thermal analysis of semiconductor chip designs to compute thermal conductance
  • Method and apparatus for using full-chip thermal analysis of semiconductor chip designs to compute thermal conductance
  • Method and apparatus for using full-chip thermal analysis of semiconductor chip designs to compute thermal conductance

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0019]Embodiments of the invention generally provide a method and apparatus for using full-chip thermal analysis of semiconductor chip designs to compute thermal conductivity. One embodiment of the inventive method uses knowledge of full, three-dimensional temperature values within a chip design—including power dissipation values distributed over semiconductor devices (e.g., transistors, resistors, capacitors, diodes and the like) and wire interconnects—to model the varying thermal conductivities within the chip design, thereby providing chip designers with the data necessary to produce more robust semiconductor chips.

[0020]As used herein, the term “semiconductor chip” refers to any type of semiconductor chip, which might employ analog and / or digital design techniques and which might be fabricated in a variety of fabrication methodologies including, but not limited to, complementary metal-oxide semiconductor (CMOS), bipolar complementary metal-oxide semiconductor (BiCMOS), and galli...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A method and apparatus for using full-chip thermal analysis of semiconductor chip designs to compute thermal conductivity is disclosed. One embodiment of a novel method for analyzing the conductivity of a semiconductor chip design that comprises a plurality of physical layers includes defining at least one thermal layer within the plurality of physical layers, where the thermal layer(s) represents a variance in thermal conductivity relative to a remainder of the semiconductor chip design, and computing a thermal conductivity of the thermal layer(s). As the thermal layer(s) represents variances in thermal conductivity over the semiconductor chip design, the thermal layer(s) does not necessarily correspond one-to-one to the physical layers of the semiconductor chip design. Thus, the thermal conductivities within the semiconductor chip design can be computed from the thermal layers.

Description

CROSS REFERENCE TO RELATED APPLICATIONS[0001]This application is a continuation of U.S. patent application Ser. No. 11 / 198,470, filed Aug. 5, 2005. Ser. No. 11 / 198,470 is in turn a continuation-in-part of U.S. patent application Ser. No. 10 / 979,957, filed Nov. 3, 2004, and additionally claims the benefit of U.S. Provisional Patent Application Ser. No. 60 / 598,987, filed Aug. 5, 2004. All of these applications are herein incorporated by reference in their entireties.FIELD OF THE INVENTION[0002]The present invention generally relates to semiconductor chip design, and more particularly relates to the thermal analysis of semiconductor chip designs.BACKGROUND OF THE INVENTION[0003]Semiconductor chips typically comprise the bulk of the components in an electronic system. These semiconductor chips are also often the hottest part of the electronic system, and failure of the system can often be traced back to thermal overload on the chips. As such, accurate estimation of a semiconductor chip ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(United States)
IPC IPC(8): G06F17/50
CPCG06F17/5009G06F2217/80G06F2217/78G06F17/5036G06F30/20G06F30/367G06F2119/06G06F2119/08
Inventor CHANDRA, RAJITSRINIVASAN, ADI
Owner CHANDRA RAJIT