Solid-state image sensor and automatic-focus camera using the same
a technology of automatic focus and solid-state image sensor, which is applied in the direction of camera focusing arrangement, printers, instruments, etc., can solve the problems of increasing chip cost, long development period, and huge development cost to build up the microfabrication process, so as to improve the work precision of the process, high automatic focus precision, and the effect of not increasing the manufacturing cost of the chip
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Benefits of technology
Problems solved by technology
Method used
Image
Examples
first embodiment
[0026]FIG. 1 is a figure which best illustrates a features of the present invention, and which schematically shows a plane layout of a solid-state image sensor according to the present invention. In FIG. 1, reference numeral 1 denotes a Si semiconductor substrate, 2 denoting a photodiode array constituting a linear sensor, 3 denoting an AF sensor reading circuit, 4 denoting a signal amplifying circuit amplifying a signal from an AF sensor block, and 5 denoting a power source circuit for operating analog circuits. Further, reference numeral 6 denotes an AGC circuit for determining a storage period of AF sensor and a gain of a signal output circuit, 7 denoting a logic circuit (T / G) for driving sensors, and 8 denoting a multiplexer circuit (MPX) for selecting and reading various kinds of analog signals. Further, reference numeral 9 denotes an input output circuit (I / O), and 10 denoting a scanning circuit scanning the AF sensor reading circuit 3.
[0027]The photodiode array 2 is divided i...
second embodiment
[0047]FIG. 7 shows a plane layout of a second embodiment according to the present invention. In FIG. 7, the same components as those in FIG. 1 are denoted by the same reference numerals and the explanation thereof is omitted. In the present embodiment, the base lines are arranged to overlap with each other, and photodiodes as the dummy pixel are also arranged between linear sensors without a gap. As shown in FIG. 7, the dummy pixels are provided between a pair of the linear sensor for standard portion and the linear sensor for reference portion (between the line 6-standard portion and the line 5-reference portion), and between linear sensors for standard portion (between the line 5-standard portion and the line 6-standard portion). Further, the dummy pixel is provided between the linear sensors for reference portion (between the line 5-reference portion and the line 6-reference portion). Also, there may be a case where the dummy pixel is provided only for one of the locations betwee...
third embodiment
[0049]FIGS. 8A and 8B show plane layouts in a third embodiment according to the present invention. In FIGS. 8A and 8B, the same components as those in FIG. 1 are denoted by the same reference numerals and the explanation thereof is omitted. In the present embodiment, an example in which the base lines of three linear sensors are arranged to overlap with each other, is described.
[0050]As shown in FIGS. 8A and 8B, the linear sensors for standard portion and the linear sensors for reference portion of the fifth to the seventh paired linear sensors in the present embodiment, are arranged in the order of the line 5-standard portion, the line 6-standard portion, the line 7-standard portion, the line 5-reference portion, the line 6-reference portion, and the line 7-reference portion.
[0051]In present embodiment, the linear sensors for standard portion (the line 6-standard portion, the line 7-standard portion) of the sixth and the seventh paired linear sensors are arranged between the linear...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


