Methods for forming high aspect ratio features on a substrate

Inactive Publication Date: 2010-12-30
APPLIED MATERIALS INC
View PDF25 Cites 24 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

[0008]Methods for forming high aspect ratio features using an etch process are provided. The methods described herein advantageously facilitates profile and dimension control of features with high aspect ratios through a conductive sidewall management scheme during etching.

Problems solved by technology

However, as the limits of integrated circuit technology are pushed, the shrinking dimensions of interconnects in VLSI and ULSI technology have placed additional demands on processing capabilities.
Developing etch processes that are capable of reliably forming features with such high aspect ratios presents a significant challenge.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Methods for forming high aspect ratio features on a substrate
  • Methods for forming high aspect ratio features on a substrate
  • Methods for forming high aspect ratio features on a substrate

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0020]The invention generally relates to methods for forming features having high aspect ratios using an etch process. In one embodiment, the method includes plasma etching a dielectric layer using an etching gas mixture of a silicon fluorine gas and a fluorine and carbon based gas. The silicon fluorine gas of the etching gas mixture forms a conductive polymer layer on the sidewalls and / or surfaces of the etched dielectric layer, thereby extending ion trajectories in the deep features during etching. The extended ion trajectories assist etching the dielectric layer down to the bottom of the dielectric layer, thereby forming features with desired high aspect ratios while retaining good profile control and critical dimensions.

[0021]The etch process described herein may be performed in any plasma etch chamber, for example, a HART etch reactor, a HART TS etch reactor, a Decoupled Plasma Source (DPS), DPS-II, or DPS Plus, or DPS DT etch reactor of a CENTURA® etch system, all of which are...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

Methods for forming anisotropic features for high aspect ratio application in etch process are provided. The methods described herein advantageously facilitates profile and dimension control of features with high aspect ratios. In one embodiment, a method for anisotropic etching a dielectric layer on a substrate includes providing a substrate having a patterned mask layer disposed on a dielectric layer in an etch chamber, supplying a gas mixture including at least a fluorine and carbon containing gas and a silicon fluorine gas into the etch chamber, and etching features in the dielectric layer in the presence of a plasma formed from the gas mixture.

Description

BACKGROUND[0001]1. Field of the Invention[0002]The present invention generally relates to methods for forming high aspect ratio features on a substrate. More specifically, the present invention generally relates to methods for forming high aspect ratio features by an anisotropic etch process in semiconductor manufacture.[0003]2. Description of the Related Art[0004]Reliably producing sub-half micron and smaller features is one of the key technologies for the next generation of very large scale integration (VLSI) and ultra large-scale integration (ULSI) of semiconductor devices. However, as the limits of integrated circuit technology are pushed, the shrinking dimensions of interconnects in VLSI and ULSI technology have placed additional demands on processing capabilities. Integrated circuits may include more than one million micro-electronic field effect transistors (e.g., complementary metal-oxide-semiconductor (CMOS) field effect transistors) that are formed on a substrate (e.g., se...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L21/768
CPCH01L21/31144H01L21/31116H01L21/3065
InventorDOAN, KENNY LINHKESWICK, KATHRYNDESHMUKH, SUBHASHWEGE, STEPHANLEE, WONSEOK
OwnerAPPLIED MATERIALS INC