Memory device including a plurality of capacitors
a memory device and capacitor technology, applied in capacitors, digital storage, instruments, etc., can solve the problems of difficult to form an oxide ferroelectric layer on the surface of the substrate, difficult to utilize the mfs structure in practical application, and many problems
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Benefits of technology
Problems solved by technology
Method used
Image
Examples
experimental examples
2. EXPERIMENTAL EXAMPLES
2.1. First Experimental Example
[0092]FIGS. 9, 10A, and 10B show the results of an example of an experiment on the memory device according to the invention.
[0093]The objective of the experiment is to demonstrate that a polarization reversal in a first capacitor propagates to the adjacent second capacitor.
[0094]As shown in FIG. 9, a sample used for this experiment includes the lower electrode 1 formed of platinum, the ferroelectric layer 2 formed of PZTN (Pb(Zr,Ti,Nb)O3) on the lower electrode 1, the charge compensation layer 7 formed of nickel oxide, and two upper electrodes 3a and 3b formed of platinum on the charge compensation layer 7. This sample is referred to as Sample 1. In Sample 1, a capacitor C1 including the upper electrode (saturated polarization forming electrode) 3a and a capacitor C2 including the upper electrode (reading electrode) 3b are connected in parallel. The upper electrode 3a and 3b are both 250 micrometers in width, and the interval be...
second experimental example
2.2. Second Experimental Example
[0099]FIG. 11 is a view showing a sample used in this experiment example. The sample used for this experiment includes the lower electrode 10 formed of platinum, the ferroelectric layer 2 formed of PZTN (Pb(Zr,Ti,Nb)O3) on the lower electrode 10, the charge compensation layer 14 formed of nickel oxide, and the upper electrodes (saturated polarization forming electrode 22, writing electrode 24, and reading electrode 26) formed of platinum on the charge compensation layer 14. The thickness of the ferroelectric layer 2 was 150 nanometers, and the thickness of the charge compensation layer 14 was 20 nanometers. The upper electrodes 22, 24, and 26 were in the shape of a 100-micrometer square, and the interval between the upper electrodes was 20 micrometers.
[0100]The capacitor including the saturated polarization forming electrode 22 is referred to as a first capacitor C1. The capacitor including the writing electrode 24 is referred to as a second capacitor...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


