Unlock instant, AI-driven research and patent intelligence for your innovation.

Verification method for SOC software and hardware integration design

A design verification, software and hardware technology, applied in the direction of computing, special data processing applications, instruments, etc., can solve the problems that the scalability cannot meet the SoC system, the platform cannot be provided, and the SoC prototype verification scheme is immature, etc., to achieve simple structure, Reasonable design and low cost effect

Inactive Publication Date: 2009-05-13
UNIV OF ELECTRONICS SCI & TECH OF CHINA
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, Zhejiang University's MPSP is too specific, and its scalability cannot meet the actual needs of SoC system development. Tsinghua University's SoC prototype verification solution is not mature enough to provide a complete platform

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Verification method for SOC software and hardware integration design
  • Verification method for SOC software and hardware integration design
  • Verification method for SOC software and hardware integration design

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0029] In the following, the method and hardware of the present invention will be combined into a verification platform for description. The software and hardware parts of the entire SOC design are verified by the most suitable and effective method, that is, the software virtual verification environment and the hardware emulation environment are respectively used for verification, and a high-speed data path and a complete communication mechanism and mapping are provided for these two environments The mechanism enables the verification of the software and hardware models of the entire SOC system to be completed in an integrated environment.

[0030] The software part of the SOC integrated design verification platform includes third-party hardware simulation software (such as Modelsim, Active-HDL, etc.) and the corresponding VPI (Verilog Procedural Interface) / FLI (Foreign Language Interface) interface program, MVP (Module Verification Platform) software program, Software and har...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The software-hardware integration design verification method for SOC comprises: a. initiating, which includes: the software sends two data package to the hardware contained hardware side register configuration and the I / O definition for every data bit respectively; b. the software sends data excitation package to the hardware; c. the hardware takes simulation and sends result to the software; d. repeat step b-c. This invention can synchronous validate design on clock-period grade.

Description

technical field [0001] The invention relates to the technical field of integrated circuit design, in particular to the design verification technology of SOC (system-on-a-chip system). Background technique [0002] In the traditional SOC design, the process is generally the pre-research of the system, the division of each functional module (including software and hardware), the realization of specific modules, and then the assembly and verification of each module. Traditionally, hardware modules and software modules have been verified separately for correct functionality, that is, they have not been verified in the same environment. This method has many disadvantages. First of all, the hardware and software modules must establish their own verification environments according to the system requirements, which will inevitably lead to the inconsistency of the two environments; at the same time, additional simulation models for hardware simulation software environment and softwa...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F17/50
Inventor 李平廖永波
Owner UNIV OF ELECTRONICS SCI & TECH OF CHINA