Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Scalable DSPEED-DSP_Q6455 signal processing board based on switcher

A signal processing board, TMS320C6455 technology, applied in the field of multi-DSP boards, can solve problems such as poor interconnectivity of multi-DSP, and achieve the effects of flexible and diverse interface forms, large data transmission bandwidth, and strong processing capabilities

Inactive Publication Date: 2008-01-09
BEIJING INSTITUTE OF TECHNOLOGYGY
View PDF0 Cites 13 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

TI's TMS320C6455 previous TMS320C6000 series DSP, its multi-DSP interconnection ability is very poor

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Scalable DSPEED-DSP_Q6455 signal processing board based on switcher

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0014] Below in conjunction with accompanying drawing and specific embodiment the present invention is described in further detail:

[0015] The power supply part of this board is composed of seven power modules, they are: two PTH05000WAH, two PHT08T220, one LT1764-3.3, one LT1764-2.5 and one UC385TDKTTT-ADJ. There are a total of four TMS320C6455 DSP chips on the whole board. When four DSPs work in parallel, they have a peak processing capability of 4×8000MIPS. There is a 512MB DDRII-SDAM chipset on the DDRII-SDRAM controller interface of each TMS320C6455. The DDRII-SDAM chipset consists of two pieces of MT47H128M16HG-37E. The storage capacity of DRII-SDRAM on the whole board is 2GB, and the access speed of each DSP to the DDRII-SDAM chipset can reach 2GBps. There are 4MB of Flash (one S29AL032D70TAI00 chip) and 8MB of SBSRAM memory (two CY7C1441AV33-133AXC chips) on the EMIFA interface of each DSP. As shown in Figure 1 and Figure 2.

[0016] There are three interconnecti...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The card thereof comprises seven power modules, four processing nodes, a chipset for interconnecting said processing nodes and a gigabit Ethernet port. The communication protocol comprises PCI protocol, serial RapidIO protocol and gigabit Ethernet protocol. The board type is cPCI standard board type. The working platform is an engineering control computer platform. The method for constructing internet is: based on the switch mode under serial RapidIO protocol, based on the sync transmission mode of FPGA, based on cPCI protocol bus mode, and based on gigabit Ethernet mode. The invention can be used in radar signal process, image process and base station.

Description

technical field [0001] The invention relates to a multi-DSP board card for high-speed real-time signal processing and a method for supporting high-speed interconnection of signal processing nodes. It can be used in radar signal processing, image processing and communication base stations and other fields. Background technique [0002] The multi-DSP board for high-speed real-time signal processing is mainly used in occasions where the real-time signal processing is demanding and the communication between DSPs is large, such as radar signal processing, image processing, communication base stations, etc. In these applications, a high-speed communication network between DSPs is required. The previous TMS320C6000 series DSP of TI's TMS320C6455 has poor multi-DSP interconnection capability. However, TMS320C6455 integrates the peripheral hardware-SRIO which supports the serial RapidIO protocol; Tundra Company released the switch chip-Tsi568a based on the serial RapidIO protocol. ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H04L12/02H04L29/06H04L12/28
Inventor 刘国满高梅国张雄奎付佗王涛
Owner BEIJING INSTITUTE OF TECHNOLOGYGY
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com