Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

AVS video decoder for software and hardware combined decoding

A video decoder and entropy decoding technology, applied in the field of AVS video decoder structure, can solve problems such as real-time decoding of video that cannot meet standard definition or larger image size, poor compatibility, portability and scalability, and high processor power consumption. , to achieve the effect of easy IP and integration, great flexibility and high performance

Inactive Publication Date: 2009-06-10
INST OF MICROELECTRONICS CHINESE ACAD OF SCI
View PDF0 Cites 17 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The advantage of this kind of decoder is that it has good compatibility, portability and upgradeability, but due to the performance of DSP and CPU, it often cannot meet the real-time decoding of standard definition or larger image size video.
Moreover, the use of high-performance processors consumes more power and costs more
The second is a hardware decoder. The decoder adopts a full hardware design. The advantage of this kind of decoder is that it has relatively high performance and can meet the needs of high-definition image decoding. Moreover, for special video applications, the area overhead of the decoder is often higher than that of the DSP , CPU and other processors are much smaller, and the manufacturing cost is relatively low; but the disadvantage of the hardware decoder is that the compatibility, portability, and upgradeability are relatively poor, especially in the case of multi-standard coexistence, the decoder must have a good The multi-standard compatibility of
This decoder is smaller in area and power than a software decoder, but larger than a hardware decoder

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • AVS video decoder for software and hardware combined decoding

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0024] In order to make the object, technical solution and advantages of the present invention clearer, the present invention will be described in further detail below in conjunction with specific embodiments and with reference to the accompanying drawings.

[0025] The AVS video decoder for software and hardware joint decoding can be found in the attached figure 1 . The present invention proposes an AVS video decoder for joint decoding of software and hardware, which uses a DSP digital signal processor and a coprocessor for joint decoding, and is divided into a software part and a hardware part. The software decoding part is completed by DSP, and the analysis of the AVS protocol is completed. Generate various parameters needed for decoding and control the coprocessor decoding process. Due to the great flexibility of DSP programming, the software decoding part can be more flexibly compatible with multiple standards and perform multi-standard protocol analysis. The decoding o...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to the field of multimedia video, in particular to an AVS video decoder (information technology-advanced coding of audio and video) jointly decoded by software and hardware in video decoding. The video decoder comprises a DSP (digital signal processor) and a coprocessor which are adopted for joint decoding of software and hardware; DSP completes a software decoding part, completes analysis of an AVS protocol, generates various parameters required by decoding, and controls the decoding process of the coprocessor. Realization of VLSI (a very large scale integrated circuit) of a structure of the AVS video decoder jointly decoded by software and hardware can decode the AVS in a standard definition or a larger size image in real-time under a process of 0.18 micron; as DSP programming has large flexibility, the decoder structure is easy to be compatible with decoding of other standard video formats, meanwhile, the decoder has small chip area, power consumption and low cost.

Description

technical field [0001] The invention relates to the field of multimedia video, in particular to an AVS video decoder structure for joint decoding of software and hardware. Background technique [0002] AVS (Audio Video Coding Standard) standard is the abbreviation of "Information Technology Advanced Audio and Video Coding" series standards. It has independent intellectual property rights and is suitable for applications such as digital TV broadcasting and interactive storage media services. It has high compression rate and moderate complexity. Features such as low cost. The characteristic core technologies in AVS video include: 8x8 integer transformation, quantization, intra prediction, 1 / 4 precision pixel interpolation, special inter prediction motion compensation, two-dimensional entropy coding, block effect loop filtering, etc. Technical performance equivalent to international standards is achieved at lower complexity. [0003] AVS video decoder is a research hotspot. F...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H04N7/26H04N7/32H04N19/61H04N19/82
Inventor 黄玄陈杰周莉李霞
Owner INST OF MICROELECTRONICS CHINESE ACAD OF SCI
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products