Connection pad structure, chip joint structure and method for detecting chip joint state
A technology for detecting chip and bonding state, which is applied in semiconductor/solid-state device manufacturing, semiconductor/solid-state device parts, semiconductor/solid-state device testing/measurement, etc. Insufficient space for display panel 1 and chip 3
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0041] In order for those skilled in the art to have a better understanding of the present invention, several preferred embodiments of the present invention are enumerated below, together with the accompanying drawings, to describe in detail the composition and desired effects of the present invention.
[0042] Please refer to figure 2 and image 3 . figure 2 and image 3 is a schematic diagram of a chip bonding structure in a preferred embodiment of the present invention, wherein figure 2 For a top view diagram, image 3 for along figure 2 The sectional schematic diagram shown by the tangent line AA'. In order to clearly express the characteristics of the chip bonding structure of the display panel of the present invention, figure 2 The chip is not shown. In addition, each embodiment of the present invention takes the chip bonding structure of a display panel as an example, such as the chip bonding structure of various display panels such as a liquid crystal displ...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 