Chamfering method and device for planar graph in printed circuit board
A technology of printed circuit boards and plane graphics, applied in the electronic field, can solve the problems of low chamfering efficiency, low chamfering accuracy, inaccuracy, etc., and achieve the effect of improving accuracy, efficiency and accuracy
Active Publication Date: 2011-06-22
RUIJIE NETWORKS CO LTD
View PDF0 Cites 0 Cited by
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
In the prior art, manually searching for acute angles or right angles has the problem of inaccuracy or omission. At the same time, manual chamfering also has the problems of low chamfering accuracy and low chamfering efficiency.
Method used
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View moreImage
Smart Image Click on the blue labels to locate them in the text.
Smart ImageViewing Examples
Examples
Experimental program
Comparison scheme
Effect test
Embodiment Construction
[0041] The embodiment of the present invention provides a chamfering method, which solves the problem that the copper skin can only be chamfered manually in the design software in the prior art, and realizes the accuracy of finding right angles or sharp corners in the plane graphics during the PCB design process. At the same time, the calculation of the chamfer radius also improves the efficiency and accuracy of the chamfer, and realizes the PCB design process, thereby improving the efficiency of the PCB design.
[0042] Such as image 3 Shown is a comparison diagram of plane figures before and after chamfering the vertex A by the method of the present invention.
[0043] The embodiment of the present invention obtains the angle information of each vertex according to the coordinate information of each vertex in the plane graphic description data. Calculate the coordinate information of the newly added vertex in the plane graphics after chamfering with the specified chamfer r...
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More PUM
Login to View More Abstract
The invention discloses a chamfering method and a device for a planar graph in a printed circuit board, improves the accuracy of the chamfer in a PCB designing process, and simultaneously improves the chamfering efficiency. The method comprises the following steps that: angle information of each vertex angle can be acquired according to coordinate information of each vertex in descriptive data ofthe planar graph; regarding right angles or closed angles existing in the planar graph, the coordinate information of an added vertex in the planar graph can be calculated after chamfering according to the coordinate information of the vertex angle of the right angle or the vertex angle of the closed angle and a set radius of the chamfering angle; the coordinates of the vertex of the chamfering angle is replaced by the coordinate information of the added vertex in the descriptive data of the planar graph. The method improves the accuracy of the chamfering angle in the PCB designing process, and simultaneously improves the chamfering efficiency.
Description
technical field [0001] The invention relates to the field of electronic technology, in particular to a method and a device for chamfering plane figures in a printed circuit board. Background technique [0002] With the increasing integration of electronic systems, PCB (Printed Circuit Board, printed circuit board) has become an indispensable part of all current electronic systems. PCB generally consists of surface signal layer (top signal layer and bottom signal layer), inner signal layer, ground layer and dielectric layer (insulating material). The signal layers are connected by vias (or screw holes), see figure 1 shown. [0003] In the PCB design process, in order to increase the current carrying capacity of the signal or for better heat dissipation or to have a complete reference plane for the signal, a copper sheet is often laid as a wire. refer to figure 2 As shown, the copper skin on which the electronic component pins are welded on the PCB is located on the surfa...
Claims
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More Application Information
Patent Timeline
Login to View More Patent Type & Authority Patents(China)
IPC IPC(8): G06F17/50
Inventor 朱秀珠
Owner RUIJIE NETWORKS CO LTD