Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Circuit simulation method for realizing parallel computation through time domain division

A circuit simulation and circuit technology, which is applied in the field of analysis to obtain the time domain characteristics of circuits, and can solve problems such as improved efficiency and large amount of calculation.

Inactive Publication Date: 2011-06-08
TSINGHUA UNIV
View PDF3 Cites 9 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Therefore, the use of parallelization cannot greatly improve the efficiency of the entire calculation
At present, after adopting this type of parallel computing, the transient analysis of circuits, such as Cadence's APS, etc., still has a large amount of calculation

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Circuit simulation method for realizing parallel computation through time domain division
  • Circuit simulation method for realizing parallel computation through time domain division
  • Circuit simulation method for realizing parallel computation through time domain division

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0032] The specific content of this method will be further described in detail below in conjunction with the accompanying drawings and examples.

[0033] The circuit emulation method that the present invention proposes realizes parallel computing through time domain division, comprises the following steps:

[0034] 1) Given an input file for circuit simulation, the file is used to describe the topology of the circuit to be simulated, external excitation signals and simulation parameters (usually such files are in the form of a circuit net list, but not limited to this form); Among them, the topology of the circuit is the circuit itself to be analyzed, the external excitation signal is the excitation waveform used to simulate the response of the circuit under a certain input, and the simulation parameters are calculations such as initial time, termination time, and simulation accuracy and other parameters. An example of an input file is figure 1 shown. This document describe...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a circuit simulation method for realizing parallel computation through time domain division, belonging to the technical field of integrated circuit design. The method comprises the following steps of: giving an input file for circuit simulation, wherein the file is used for describing a topological structure of a circuit required to be simulated, an external exciting signal and a simulation parameter; averagely segmenting simulation time into a plurality of slices according to the actual condition of calculating resources; reserving time for one part to be overlapped between two adjacent time slices; independently and transiently analyzing each time slice; simultaneously carrying out different time slices on different calculation units by using different threads or progresses; and after finishing transient analysis of all time slices, carrying out waveform splicing on the result obtained by the transient analysis of all time slices to obtain the waveform of the voltage at each node of the circuit in the whole simulation time range and further processing to obtain other required information. According to the invention, the design efficiency of the circuit can be improved and the time of circuit products for appearing on the market is shortened.

Description

technical field [0001] The invention belongs to the technical field of integrated circuit design, and particularly relates to an analysis method for obtaining circuit time-domain characteristics in the EDA field. Background technique [0002] Electronic Design Automation (EDA) is a method for analyzing and predicting the performance of integrated circuits in the design stage with software as the carrier. Circuit simulation, such as Synopsys' product HSPICE or Cadence's product Specter, is an EDA method for circuit analysis. The object of circuit simulation is a circuit described by a circuit netlist or other forms. Circuits are composed of transistors, resistors, capacitors and other components connected. The parts connected between elements are called nodes. Circuit simulation calculates the electrical characteristics of the circuit by using a certain device model, such as obtaining the voltage of the node in the circuit and the current of the branch. [0003] Circuit s...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F17/50
Inventor 叶佐昌李扬余志平
Owner TSINGHUA UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products