Supercharge Your Innovation With Domain-Expert AI Agents!

Method for determining circuit fault based on PSPICE

A circuit fault and judgment method technology, applied in the direction of electrical digital data processing, special data processing applications, instruments, etc., to achieve the effects of improving efficiency, strong applicability, and reducing burden

Active Publication Date: 2013-02-20
苏州天航长鹰科技发展有限公司
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In the process of comprehensive design and analysis of system performance and reliability, manual judgment is very simple and easy, but often requires a large number of simulation tests, which requires that the judgment of each simulation result must be automated

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for determining circuit fault based on PSPICE
  • Method for determining circuit fault based on PSPICE
  • Method for determining circuit fault based on PSPICE

Examples

Experimental program
Comparison scheme
Effect test

Embodiment example

[0122] Taking the digital-analog hybrid circuit as an example, the circuit fault judgment method is explained. The schematic diagram of the circuit is shown in Figure 6 As shown, the oscillating circuit composed of inverter, Schmitt trigger, resistor, capacitor and JK trigger, its input signal is a digital pulse with a downward transition, and the output is a periodic digital signal. The steps of the case implementation process are the above three steps. For this case, the selected failure mode is the open circuit of capacitor C1. Step 1 Select the nodes I(R1), OUT and V(C1:2), and select the maximum value, duty cycle and pulse amplitude for the criterion indicators respectively. The normal waveform of the signal is as follows: Figure 7 As shown, the criterion tree is as Figure 8 shown.

[0123] Among them, I(R1) is a periodic analog signal; V(C1:2) is an analog digital signal, and it can be found that its waveform shape is roughly a square wave, but the description met...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a method for determining a circuit fault based on simulation program with integrated circuit emphasis on PC (PSPICE). Under the condition that a normal circuit simulation result and a fault circuit simulation result are acquired by PSPICE simulation, the method comprises the following steps of: 1, constructing a criterion tree, wherein the criterion tree has a tree structure for quantizing criterion and describing the logical relation of the criterion; 2, setting the criterion, wherein the criterion comprises circuit level criterion, signal level criterion and parameter level criterion; 3, checking the criterion, namely checking after the criterion is set, determining a result file of normal circuit simulation by using the criterion, if the circuit fault is determined, indicating that the setting of the criterion is inappropriate, returning to the step 2, and if the circuit fault is not determined, storing the criterion; 4, determining the fault, namely after injecting the fault into a circuit, judging the influence of the fault on the state of a systemic function, solving an index value, and giving the determined result; and 5, analyzing the result, feeding the determined result back to designers so as to help the designers to discover the defects in a product design and perfect the reliability design of a circuit system.

Description

(1) Technical field: [0001] The invention provides a circuit fault judgment method based on a simulation program mainly used for integrated circuits (referred to as "PSPICE", that is, Simulation Program with Integrated Circuit Emphasis on PC), which belongs to the field of circuit fault analysis. (two) background technology: [0002] Circuit fault simulation is an analysis technique developed for analyzing circuit system performance and functional testing, which combines circuit fault modeling, fault injection and system performance simulation. It uses digital simulation as a means, according to the failure mechanism of the device, injects the fault into the circuit, and obtains the simulation output of the circuit in the fault mode, which is an effective auxiliary method to realize the reliability design of the circuit. PSPICE launched by Cadence is a typical electronic design automation (EDA: Electronic Design Automation) software, which can carry out a series of circuit d...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F17/50
Inventor 赵广燕齐瑾刘海波孙宇锋马晓东
Owner 苏州天航长鹰科技发展有限公司
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More