Power device structure capable of improving safety operation region (SOA) capacity and manufacturing method
A technology for power devices and SOA, applied in the fields of semiconductor/solid-state device manufacturing, semiconductor devices, electrical components, etc., can solve problems such as decreased effect, impact on device area, impact on device performance, etc., to improve SOA capability, reduce manufacturing costs, and reduce Effect of Cell Area
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0027] like figure 1 , as shown in Figure 3, this patent takes the first type semiconductor as n and the second type semiconductor as p as an example
[0028] 1) Select an n-type substrate to grow SIO2 and polysilicon gate. The thickness of SiO2 is 10A-2000A, and the thickness of polysilicon gate is 500A-2um. It depends on the Vt, Ion, gate resistance and other requirements of the MOS device. A hard mask layer is grown on the polysilicon gate, in this case, it is SiN, and the side wall is SiO2, so as to ensure that the two materials are different and have an etching selectivity ratio. The thickness of the hard mask layer is 200A-5um.
[0029] 2) Photolithography and etching to generate gate patterns.
[0030] 3) Use oblique rotation implantation to perform p body implantation. The doping can be B or BF, and the body concentration is 1e12-1e20atom / em3. After completion, annealing is performed at a temperature of 650C-1300C and a time of 1H-100H, depending on the performance ...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 