Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Low obstruction communication router capable of realizing network on optical chip and communication method thereof

An on-chip network, blocking communication technology, applied in the field of communication, can solve the problems of affecting other node communication, low link utilization, etc., to overcome the number of optical waveguide crossings and micro-rings, reduce insertion loss and energy consumption, Overcome the effects of lower communication efficiency

Inactive Publication Date: 2012-04-11
XIDIAN UNIV
View PDF0 Cites 20 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] The purpose of the present invention is to address the deficiencies of the above-mentioned prior art, and propose a router and a communication method for realizing low-blocking communication of the network on chip, so as to reduce the low link utilization rate and single node blocking when the Mesh structure of the network on chip adopts optical circuit switching Problems that affect the communication of other nodes can effectively improve the communication efficiency of the network

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Low obstruction communication router capable of realizing network on optical chip and communication method thereof
  • Low obstruction communication router capable of realizing network on optical chip and communication method thereof
  • Low obstruction communication router capable of realizing network on optical chip and communication method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0057] The present invention will be further described below in conjunction with the accompanying drawings.

[0058] refer to figure 1 , the present invention realizes the router of network-on-chip low-blocking communication, including N optical waveguides and M microring resonators, N and M are both integers, and N≠M, in this example, N=8, M=20, But not limited to this data. The 8 optical waveguides include two horizontal optical waveguides, two vertical optical waveguides and four ring optical waveguides. The 20 microring resonators are respectively marked with integers 1-20, and all microring resonators have the same structure.

[0059] The two optical waveguides 101 and 102 in the horizontal direction and the two optical waveguides 103 and 104 in the vertical direction are arranged in a cross to form a first group of 4 intersection points, the intersection points are respectively 105, 106, 107 and 108, where One side of intersection 105 is provided with microring resonat...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a low obstruction communication router capable of realizing a network on an optical chip and a communication method thereof. In the current network on chip, Mesh structure network obstruction is large and single node obstruction can probably influence other node communication. By using the router and the method of the invention, the above problem can be solved. The router comprises: N optical waveguides and M micro-ring resonators, which are used to construct the optical transmission network of the network on chip. The horizontal optical waveguides and the vertical optical waveguides are in a cross layout, and the other annular optical waveguides are successively arranged from inside to outside and are intersected with the horizontal optical waveguides and the vertical optical waveguides. The micro-ring resonators are selectively arranged on optical waveguide cross point positions. The communication method adopts a data packet recycling rule based on a hop count or time. When a built chain packet generates the obstruction during a process of reserving an optical transmission network communication path, link resources of the optical transmission network can be timely released according to the recycling rule. By using the router and the method of the invention, the obstruction situation of the network on chip and energy consumption and losses during optical signal transmission on chip can be effectively reduced. Network performance can be increased.

Description

technical field [0001] The invention belongs to the technical field of communication, and relates to a low-blocking router and a communication method in an Optical-Network-On-Chip communication system, which are used to determine the communication mode between IP cores and the construction of an optical communication network. Background technique [0002] Due to the characteristics of high bandwidth, low loss, low crosstalk and low delay, optical interconnection technology can effectively solve a series of bottleneck problems in the field of traditional electrical interconnection technology of network on chip. Therefore, the optical interconnection technology has become a technology that has attracted much attention in the network on chip. [0003] However, under the current conditions, due to the lack of low-cost, high-efficiency optical buffer devices, and the immaturity of optical logic processing technology, the optical network on chip usually uses optical circuit switch...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H04L12/56H04L45/60
Inventor 顾华玺余晓杉杨银堂王正宇
Owner XIDIAN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products