Eureka AIR delivers breakthrough ideas for toughest innovation challenges, trusted by R&D personnel around the world.

Intensive operation-oriented hierarchical heterogeneous multi-core on-chip network architecture

A network-on-chip and heterogeneous multi-core technology, which is applied to electrical components, transmission systems, etc., can solve the problems that the network-on-chip architecture cannot meet practical applications well, and achieve good practical application value, strong data processing capabilities, and improved communication performance Effect

Active Publication Date: 2012-06-13
NANJING UNIV
View PDF2 Cites 20 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Based on the above analysis, it can be seen that the existing network-on-chip architecture cannot well meet the needs of practical applications.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Intensive operation-oriented hierarchical heterogeneous multi-core on-chip network architecture
  • Intensive operation-oriented hierarchical heterogeneous multi-core on-chip network architecture
  • Intensive operation-oriented hierarchical heterogeneous multi-core on-chip network architecture

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0024] The present invention will be described in detail below in conjunction with the accompanying drawings and specific embodiments.

[0025] Such as figure 2 The hierarchical heterogeneous multi-core architecture shown is an example of the present invention. The size of the network-on-chip is 4×4, and the top-level two-dimensional grid network-on-chip integrates 4 computing clusters, 1 transposition cluster, and 3 sets of global Shared storage unit and 3 communication interfaces. The bottom layer uses a bus architecture inside the operation cluster and transpose cluster.

[0026] The specific structure of the operation cluster is as follows image 3 As shown, in addition to the bus, processor core, coprocessor core, FFT acceleration unit, direct memory access (DMA), network interface and shared storage unit in the cluster, 4 memory groups (Memory1, Memory2, Memory3 and Memory4), It also includes program memory, stack memory, interrupt controller, register bank and share...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an intensive operation-oriented hierarchical heterogeneous multi-core on-chip network architecture. The top layer of the architecture is integrated with multiple operation clusters, a transposition cluster, a communication interface and a global sharing storage unit by use of a two-dimensional grid on-chip network; a bus architecture is adopted in the operation clusters and the transposition cluster on the bottom layer; the internal bus of each operation cluster is integrated with various operation units and direct memory access, a network interface and an in-cluster sharing storage unit; and the internal bus of the transposition cluster is integrated with a processor core, direct memory access, a network interface and an in-cluster sharing storage unit. The architecture disclosed by the invention can support multiple groups of global sharing storage units which are independent from each other; each global sharing storage unit can be integrated to the on-chip network through multiple network interfaces; the in-cluster sharing storage units are distributed in the operation clusters and the transposition cluster; and the sharing storage units in the operation clusters are divided into multiple groups independent from each other. According to the invention, the communication performance, data processing capability and access bandwidth of the system can be effectively improved through the hierarchical multi-level architecture and multi-channel access.

Description

technical field [0001] The present invention relates to a hierarchical heterogeneous multi-core network on chip (Network on chip, NoC) architecture and its hierarchical storage scheme for intensive computing. Heterogeneous multi-core system architecture and hierarchical storage solution with high capacity and memory access bandwidth. Background technique [0002] With the rapid development of semiconductor process technology, the integration level of single chip is getting higher and higher, and multi-core has become the hot spot of recent chip industry research and the main development direction in the future. According to different on-chip interconnection methods, the multi-core architecture can be divided into bus-based interconnection and network-based interconnection. The former is an extension of the existing bus architecture, which integrates multiple processor cores through technologies such as multi-bus and hierarchical bus; while the latter is a brand-new concept ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H04L29/08
Inventor 李丽潘红兵周帅王佳文郑维山沙金何书专
Owner NANJING UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Eureka Blog
Learn More
PatSnap group products