High-speed low-complexity PAKE receiver and implementation method of high-speed low-complexity PAKE receiver
A technology for receivers and multiplexers, applied in electrical components, sustainable buildings, transmission systems, etc., can solve problems such as surge in path delay, large register resources, multiplexer resources, and connection resources, and reduce system operating clocks , to achieve high resource utilization
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0048] Assume that the system design RAKE receiver parameters are as follows: the RAKE receiver index is N, the maximum path delay is D sampling clocks, the oversampling multiple is K, the number of parallel input sampling points is M, and M is an integer multiple of K; its detailed structure diagram like image 3 As shown, the RAKE receiver mainly includes a matched filter, a first-stage shift register group, a first-stage multiplexer group, a second-stage shift register group, a second-stage multiplexer group, and a correlator and Merge components such as units.
[0049] Since the whole system is a linear system, the spread spectrum waveform correlation can be split into waveform matching and sequence correlation. exist image 3 In this method, the waveform matching based on the FIR mode is first performed on the sampled data, which can effectively save the logic resources used by each correlator for waveform matching.
[0050] Secondly, the first stage of multipath align...
Embodiment 2
[0054] Furthermore, by comparing with the traditional 8-finger RAKE receiver in the prior art, the design principle and great advantages of the 8-finger RAKE receiver adopting the technical solution of the present invention are illustrated.
[0055] Before discussing the RAKE circuit, it is necessary to clearly compare the parameters of the system: this system is an 8-finger SRAKE receiver, the oversampling factor is 4, the spreading factor is 8, the number of parallel input channels is 8, and the maximum path delay is 127 sampling clocks . The input data sampling rate of RAKE is 1GSPS, input in 125MHz 8-way parallel mode, and the output data rate is 1G / 32=31.25Mbps.
[0056] If a traditional RAKE receiver is used, its functional block diagram is as follows Figure 4 shown. The specific design scheme is as follows: First, the sampling data is input into the shift register group for multipath delay alignment. Since the channel response delay ranges from 0 to 127, a total of 7...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 