Baseband radio frequency interface based on software defined radio (SDR) and application method thereof
A software radio and radio frequency interface technology, applied in wireless communication, electrical components, transmission systems, etc., can solve the problems of large baseband radio interface buffer, occupy a large area, and complex circuits, and achieve low delay, strong pertinence, and circuit simple structure
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0082] Figure 4 A block diagram of the downlink data processing flow of the baseband radio frequency interface of the present invention, such as Figure 4 As shown, the baseband radio interface is based on the base clock of the RFC, and samples one data according to the configured sampling interval, such as every clock cycle, or two, four, eight or sixteen clock cycles, etc., the sampled data passes through the fixed point After the conversion to floating point (Fixed to Flating-point), it is stored in the Ping-Pong Buffer. When it is full of 8 data, that is, 256bits, that is, it is full. Figure 4 After buffering Buf0 or buffering Buf1 in the buffer, a write request is issued to the vector processor.
[0083] Figure 4 The Write_Ptr is the address written into the Ping-Pong Buffer, with 32bits of data, that is, a pair of iq data as the unit, Write_Ptr[3:0] is 4bits wide, representing 0 to 15 32bits data, a total of two 256bits, That is, a total of sixteen 32bits data are ...
Embodiment 2
[0087] Figure 5 It is a block diagram of the upstream data processing flow of the baseband radio frequency interface of the present invention, such as Figure 5 As shown in the figure, under the timing of the uplink frame, the baseband radio interface sends a read request to the vector processor. After reading 256bits of data each time, it is stored in the buffer Buf0 or buffer Buf1 in the ping-pong Buffer, and then the data in the buffer is taken out eight times. After the floating-point to fixed conversion (Flating-point To Fixed), the data is sent to the RFC according to the timing information given by the RFC.
[0088] Figure 5 The Write_Buf_sel described in the ping-pong buffer indicates which buffer to write the uplink data into. For example, 0 indicates that the buffer is written to Buf0, and 1 indicates that the buffer is written to Buf1. RFC, the Read_Ptr[3:0] is 4 bits wide, indicating 0 to 15 pieces of 32bits data, that is, 16 pieces of 32bits data; the tx_idata...
Embodiment 3
[0091] Image 6 It is a schematic diagram of the downlink events of the baseband radio interface of the present invention, taking the LTE mode as an example, such as Image 6 As shown, the two arrows in the upper part represent the frame timing, and the lower part is a schematic diagram of the event time generated by the event table. In the normal (normal) mode of the LTE mode, 13 symbol events are generally generated between two subframe events; in the extended (Extend) mode, 11 symbol events are generally generated between two subframe events. The event timing lags behind the frame timing by about 1 symbol, that is, the vector processor is started at each event moment, and the vector processor processes the received antenna data or other tasks.
[0092] Image 6 The hw_rx_sf described in represents the subframe boundary of hardware downlink; the Sym0 / event_sf represents the end position of the 0th symbol and the subframe boundary of the event table we defined, because the ...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com