Catching diode and manufacture method thereof
A clamping diode, N-type technology, used in semiconductor/solid-state device manufacturing, electrical components, circuits, etc., can solve problems such as the influence of device working status, chip burnout, etc., to achieve reliable voltage, small deviation of breakdown voltage, and improved The effect of temperature dependence
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0031] The longitudinal interface of the clamp diode as figure 2 as shown,
[0032] A P-type epitaxy 2 is grown on the P-type silicon substrate 1, an N-type buried layer 3 is grown on the P-type epitaxy 2, and a high-voltage P-type well 4 is formed on the N-type buried layer 3;
[0033] A heavily doped N-type lead layer (Nsink) 31 communicated with the N-type buried layer 3 is formed on both sides of the high-voltage P-type well 4 as an N-type isolation ring active contact region;
[0034] A P-type well 41 is formed in the middle of the upper part of the high-voltage P-type well 4, and N-type wells 42 are respectively formed on the upper part of the high-voltage P-type well 4 adjacent to both sides of the P-type well 41;
[0035] A P-type heavily doped region P+ is formed above the middle part of the P-type well 41 as an anode active contact region;
[0036] An N-type heavily doped region N+ is formed above the middle part of the N-type well 42 as a cathode active contact r...
Embodiment 2
[0049] The manufacturing method of the clamping diode of embodiment 1 comprises the following steps:
[0050] 1. Grow P-type epitaxy 2 on P-type substrate 1, selectively grow N-type buried layer 3 on P-type epitaxy 2, generate high-voltage P-type well 4 in N-type buried layer 3, and grow on high-voltage P-type well 4 Form an effectively isolated active region and field oxygen 6;
[0051] 2. Utilize the ion implantation process, implant P-type impurities in the middle of the upper part of the high-voltage P-type well 4 to form a P-type well 41, and inject N-type impurities into the upper part of the high-voltage P-type well 4 adjacent to the two sides of the P-type well 41 Impurities form an N-type well 42;
[0052] 3. Using the ion implantation process, implant heavily doped N-type impurities into the N-type buried layer 3 on both sides of the high-voltage P-type well 4 to form a heavily doped N-type lead layer (Nsink) 31 as an active N-type isolation ring In the contact reg...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More - R&D
- Intellectual Property
- Life Sciences
- Materials
- Tech Scout
- Unparalleled Data Quality
- Higher Quality Content
- 60% Fewer Hallucinations
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com
