Field programmable gate array device dead-weight configuration device and method

A technology for configuring devices and gate arrays, which is applied to general-purpose stored program computers and architectures with a single central processing unit, etc., can solve problems such as increased weight and power consumption, reduced reliability of hardware design, and increased design complexity, etc. The effect of simple wiring and structure

Inactive Publication Date: 2013-06-26
INST OF HIGH ENERGY PHYSICS CHINESE ACADEMY OF SCI
View PDF3 Cites 8 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In addition to the normally running FPGA device, this design requires additional external devices, which takes up the PCB area of ​​the hardware circuit, increases t

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Field programmable gate array device dead-weight configuration device and method
  • Field programmable gate array device dead-weight configuration device and method
  • Field programmable gate array device dead-weight configuration device and method

Examples

Experimental program
Comparison scheme
Effect test

Example Embodiment

[0021] Embodiments of the present invention will be described below with reference to the drawings. Elements and features described in one drawing or one embodiment of the present invention may be combined with elements and features shown in one or more other drawings or embodiments. It should be noted that representation and description of components and processes that are not related to the present invention and known to those of ordinary skill in the art are omitted from the drawings and descriptions for the purpose of clarity.

[0022] For SRAM-type FPGA devices, a reconfiguration pin is generally provided, and the FPGA device can enter the reconfiguration stage by applying a low-level pulse with a preset width to the pin. The invention provides an FPGA device self-weight configuration device. In the device of the present invention, the low-level pulse of the preset width is provided by the FPGA device to be configured, specifically, a self-configuration circuit is set in...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to a field programmable gate array (FPGA) device dead-weight configuration device and method. The FPGA device dead-weight configuration device comprises a self configuration circuit which is arranged in a FPGA device and a signal processing circuit which is arranged at the outer portion of the FPGA device. The self configuration circuit comprises a first counter, a second counter, a third counter and a detection circuit, wherein the first counter, the second counter and the third counter are used for receiving the same clock pulse signal to fix time and a low level signal is output when the fixed time reaches a preset value. One of the counters is detected whether the one is different from the other two in output by the detection circuit, the low level signal is output when the one is different from the other two in the output, and a level signal the same with the first counter, the second counter and the third counter is output when the one is the same with the other two in the output. An output end of the detection circuit is connected with the signal processing circuit which transmits the low level signal output by the detection circuit to a reconfiguration pin and controls the reconfiguration pin to keep time of low level above preset time. The FPGA device dead-weight configuration device and method has the advantages of being few in needed external devices, simple in structure and few in occupied printed circuit board (PCB) resources.

Description

technical field [0001] The present application relates to the field of space instrument engineering, in particular to a self-weight configuration device and method of a field programmable gate array device. Background technique [0002] With the development of aerospace technology and the needs of various fields, more and more satellites and spacecraft have been put into use. The functions of spacecraft in orbit are becoming more and more complex, which requires complex logic to achieve more functions. Large-scale Field-Programmable Gate Array (Field-Programmable Gate Array, FPGA device) is an ideal device, especially SRAM (Static Random Access Memory, static random access memory) type FPGA device has the advantages of large scale, strong function, reprogrammable and so on. Currently, SRAM-type FPGA devices are widely used in the commercial field. Since there are various particles in the space environment, such as protons, electrons, alpha particles, heavy ions, gamma rays...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F15/78
Inventor 赵建领刘聪展徐玉朋
Owner INST OF HIGH ENERGY PHYSICS CHINESE ACADEMY OF SCI
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products