Unlock instant, AI-driven research and patent intelligence for your innovation.

Forming method of metal silicide gate

A technology of metal silicide and metal silicide layer, which is applied in the direction of electrical components, semiconductor/solid-state device manufacturing, semiconductor devices, etc., can solve problems such as leakage, key dimensions of gate sidewalls are difficult to control, etc., and eliminate the protruding buffer layer Effect

Active Publication Date: 2013-06-26
SHANGHAI HUAHONG GRACE SEMICON MFG CORP
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The protruding metal oxide layer 8 will cause difficult control of the key dimensions of the gate spacer and leakage between the gate and the source and drain.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Forming method of metal silicide gate
  • Forming method of metal silicide gate
  • Forming method of metal silicide gate

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0028] Such as figure 2 Shown is the flowchart of the method of the embodiment of the present invention. Such as Figure 3 to Figure 5 Shown is a schematic structural diagram of devices in the flow of the method of the embodiment of the present invention. The method for forming a metal silicide gate according to the embodiment of the present invention includes the following steps:

[0029] Step 1, such as image 3 As shown, a gate dielectric layer 102 is sequentially formed on a silicon substrate 101 . The gate dielectric layer 102 is silicon oxide, which is grown and formed by a thermal oxidation process, and the silicon oxide thickness of the gate dielectric layer 102 is 32 angstroms. The gate dielectric layer 102 can also be silicon nitride, or a combination of silicon oxide and silicon nitride.

[0030] Step two, such as image 3 As shown, a gate polysilicon 103 with a thickness of 800 angstroms is deposited on the gate dielectric layer 102 by a CVD process, and the...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
thicknessaaaaaaaaaa
thicknessaaaaaaaaaa
thicknessaaaaaaaaaa
Login to View More

Abstract

The invention discloses a forming method of a metal silicide gate. The forming method includes that a gate medium layer, gate polycrystalline silicon, a buffer layer or a buffer layer and a blocking layer, and a metal silicide layer are sequentially formed on a silicon substrate; the gate medium layer, the gate polycrystalline silicon, the buffer layer or the buffer layer and the blocking layer, and the metal silicide layer are sequentially respectively etched through a photoetching process to form the metal silicide gate; the buffer layer is etched through alkaline etching solutions and a groove shape is formed; a first oxide layer is formed through an oxidation process; and the first oxide layer is etched to form an oxide layer side wall. By adopting the forming method, the problem of buffer layer protruding caused by buffer layer oxidization during polycrystalline silicon side wall oxide layer forming can be solved, the key dimension of subsequently formed gate side walls can be accurately controlled, and accordingly gate side wall quality can be improved and electric leakage between a source electrode and a drain electrode can be avoided.

Description

technical field [0001] The invention relates to a semiconductor integrated circuit manufacturing process method, in particular to a method for forming a metal silicide gate. Background technique [0002] Surface channel devices have lower leakage currents than buried channel devices. However, when surface channel devices are used, in order to make both NMOS devices and PMOS devices have lower threshold voltages, it is necessary to use different types of doping for the gate polysilicon of NMOS devices and PMOS devices, and to use N-type doping for NMOS devices. For PMOS devices, use P-type doped gate polysilicon, and finally realize the interconnection of two differently doped gate polysilicons by forming metal silicides on each gate polysilicon. However, when the gate polysilicon is directly covered with a metal silicide, the doping elements in the gate polysilicon will diffuse into the metal silicide, and finally affect the performance of the device. Therefore, in the pri...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/28H01L21/8238
Inventor 国天增刘鹏陈华伦
Owner SHANGHAI HUAHONG GRACE SEMICON MFG CORP